SI8431AB-C-IS Silicon Laboratories Inc, SI8431AB-C-IS Datasheet
SI8431AB-C-IS
Specifications of SI8431AB-C-IS
Available stocks
Related parts for SI8431AB-C-IS
SI8431AB-C-IS Summary of contents
Page 1
Features High-speed operation 150 Mbps Low propagation delay: <10 ns worst case Wide Operating Supply Voltage: 2.70-5.5V Ultra low ...
Page 2
Si8430/31/35 2 Rev. 1.2 ...
Page 3
T C ABLE O F ONTENTS Section 1. Electrical Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 4
Si8430/31/35 1. Electrical Specifications Table 1. Electrical Characteristics ( ±10 ±10%, T DD1 DD2 A Parameter Symbol High Level Input Voltage Low Level Input Voltage High Level Output Voltage Low Level Output Voltage ...
Page 5
Table 1. Electrical Characteristics (Continued ±10 ±10%, T DD1 DD2 A Parameter Symbol 10 Mbps Supply Current (All inputs = 5 MHz square wave all outputs) Si8430Bx, ...
Page 6
Si8430/31/35 Table 1. Electrical Characteristics (Continued ±10 ±10%, T DD1 DD2 A Parameter Symbol All Models Output Rise Time Output Fall Time Common Mode Transient Immunity 3 Enable to Data Valid 3 ...
Page 7
Table 2. Electrical Characteristics (V = 3.3 V ±10 3.3 V ±10%, T DD1 DD2 Parameter High Level Input Voltage Low Level Input Voltage High Level Output Voltage Low Level Output Voltage Input Leakage Current 1 Output Impedance ...
Page 8
Si8430/31/35 Table 2. Electrical Characteristics (Continued 3.3 V ±10 3.3 V ±10%, T DD1 DD2 Parameter 10 Mbps Supply Current (All inputs = 5 MHz square wave all outputs) Si8430Bx, Si8435Bx ...
Page 9
Table 2. Electrical Characteristics (Continued 3.3 V ±10 3.3 V ±10%, T DD1 DD2 Parameter Si843xBx Maximum Data Rate Minimum Pulse Width Propagation Delay Pulse Width Distortion | PLH PHL 2 Propagation Delay ...
Page 10
Si8430/31/35 Table 3. Electrical Characteristics ( –40 to 125 ºC; applies to narrow and wide-body SOIC packages) DD1 DD2 A Parameter High Level Input Voltage Low Level Input Voltage High Level ...
Page 11
Table 3. Electrical Characteristics ( –40 to 125 ºC; applies to narrow and wide-body SOIC packages) DD1 DD2 A Parameter 10 Mbps Supply Current (All inputs = 5 MHz square wave, ...
Page 12
Si8430/31/35 Table 3. Electrical Characteristics ( –40 to 125 ºC; applies to narrow and wide-body SOIC packages) DD1 DD2 A Parameter Si843xBx Maximum Data Rate Minimum Pulse Width Propagation Delay Pulse ...
Page 13
Table 4. Absolute Maximum Ratings Parameter 2 Storage Temperature Operating Temperature 3 Supply Voltage (Revision C) 3 Supply Voltage (Revision D) Input Voltage Output Voltage Output Current Drive Channel Lead Solder Temperature (10 s) Maximum Isolation Voltage (1 s) Notes: ...
Page 14
Si8430/31/35 Table 7. Insulation and Safety-Related Specifications Parameter 1 Nominal Air Gap (Clearance) Nominal External Tracking (Creepage) Minimum Internal Gap (Internal Clearance) Tracking Resistance (Comparative Tracking Index) 2 Resistance (Input-Output) 2 Capacitance (Input-Output) 3 Input Capacitance Notes: 1. The values ...
Page 15
Table 9. IEC 60747-5-2 Insulation Characteristics for Si84xxxB* Parameter Maximum Working Insulation Voltage Input to Output Test Voltage Highest Allowable Overvoltage (Transient Overvoltage sec) TR Pollution Degree (DIN VDE 0110, Table 1) Insulation Resistance ...
Page 16
Si8430/31/35 Table 11. Thermal Characteristics Parameter Symbol IC Junction-to-Air Thermal JA Resistance 500 400 300 200 100 0 Figure 3. (WB SOIC-16) Thermal Derating Curve, Dependence of Safety Limiting Values with Case Temperature per DIN EN 60747-5-2 500 400 ...
Page 17
Table 12. Si84xx Logic Operation Table V EN VDDI I 1,2,3,4 1,5,6 1,2 Input State Input ...
Page 18
Si8430/31/35 P/N 1,2 1,2 EN1 EN2 Si8430 — H Outputs B1, B2, B3 are enabled and follow input state. — L Outputs B1, B2, B3 are disabled and Logic Low or in high impedance state. Si8431 H X Output A3 ...
Page 19
Typical Performance Characteristics The typical performance characteristics depicted in the following diagrams are for information purposes only. Refer to Tables 1, 2, and 3 for actual specification limits ...
Page 20
Si8430/31/35 3. Application Information 3.1. Theory of Operation The operation of an Si843x channel is analogous to that of an opto coupler, except an RF carrier is modulated instead of light. This simple architecture provides a robust isolated data path ...
Page 21
Eye Diagram Figure 12 illustrates an eye-diagram taken on an Si8430. For the data source, the test used an Anritsu (MP1763C) Pulse Pattern Generator set to 1000 ns/div. The output of the generator's clock and data from an Si8430 ...
Page 22
Si8430/31/35 3.3. Layout Recommendations Dielectric isolation is a set of specifications produced by the safety regulatory agencies from around the world that describes the physical construction of electrical equipment that derives power from a high-voltage power system such as 100–240 ...
Page 23
RF Radiated Emissions The Si843x family uses a RF carrier frequency of approximately 700 MHz. This results in a small amount of radiated emissions at this frequency and its harmonics. The radiation is not from the IC but, rather, ...
Page 24
Si8430/31/35 4. Errata and Design Migration Guidelines (Revision C Only) The following errata apply to Revision C devices only. See "6. Ordering Guide" on page 26 for more details. No errata exist for Revision D devices. 4.1. Enable Pin Causes ...
Page 25
Pin Descriptions Name SOIC-16 Pin DD1 GND1 EN1/NC 7 GND1 8 GND2 9 2 EN2/ GND2 15 V ...
Page 26
... Si8431BB-D-IS 2 Si8435BB-D-IS 3 Si8430AB-D-IS1 3 Si8430BB-D-IS1 3 Si8431AB-D-IS1 2 Si8431BB-D-IS1 2 Si8435BB-D-IS1 3 Notes: 1. All packages are RoHS-compliant. Moisture sensitivity level is MSL3 for wide-body SOIC-16 packages and MSL2A for narrow-body SOIC-16 packages with peak reflow temperatures of 260 °C according to the JEDEC industry standard classifications and peak solder temperatures ...
Page 27
... Si8435BB-C- Si8430AB-C-IS1 3 2 Si8430BB-C-IS1 3 2 Si8431AB-C-IS1 2 2 Si8431BB-C-IS1 2 2 Si8435BB-C-IS1 3 Notes: 1. All packages are RoHS-compliant. Moisture sensitivity level is MSL3 for wide-body SOIC-16 packages and MSL2A for narrow-body SOIC-16 packages with peak reflow temperatures of 260 °C according to the JEDEC industry standard classifications and peak solder temperatures ...
Page 28
Si8430/31/35 7. Package Outline: 16-Pin Wide Body SOIC Figure 16 illustrates the package details for the Triple-Channel Digital Isolator. Table 17 lists the values for the dimensions shown in the illustration. Table 17. Package Diagram Dimensions 28 Figure 16. 16-Pin ...
Page 29
Landing Pattern: 16-Pin Wide-Body SOIC Figure 17 illustrates the recommended landing pattern details for the Si843x in a 16-pin wide-body SOIC. Table 18 lists the values for the dimensions shown in the illustration. Table 18. 16-Pin Wide Body SOIC ...
Page 30
Si8430/31/35 9. Package Outline: 16-Pin Narrow Body SOIC Figure 18 illustrates the package details for the Si84xx in a 16-pin narrow-body SOIC (SO-16). Table 19 lists the values for the dimensions shown in the illustration. Figure 18. 16-pin Small Outline ...
Page 31
Table 19. Package Diagram Dimensions (Continued) h θ aaa bbb ccc ddd Notes: 1. All dimensions shown are in millimeters (mm) unless otherwise noted. 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994. 3. This drawing conforms to the JEDEC Solid State ...
Page 32
Si8430/31/35 10. Landing Pattern: 16-Pin Narrow Body SOIC Figure 19 illustrates the recommended landing pattern details for the Si843x in a 16-pin narrow-body SOIC. Table 20 lists the values for the dimensions shown in the illustration. Figure 19. 16-Pin Narrow ...
Page 33
Top Marking: 16-Pin Wide Body SOIC Base Part Number Ordering Options Line 1 Marking: (See Ordering Guide for more information Year WW = Workweek Line 2 Marking: TTTTTT = Mfg Code Circle = 1.5 mm Diameter (Center-Justified) ...
Page 34
Si8430/31/35 12. Top Marking: 16-Pin Narrow Body SOIC Figure 21. 16-Pin Narrow Body SOIC Top Marking Table 22. 16-Pin Narrow Body SOIC Top Marking Table Line 1 Marking: Base Part Number Ordering Options (See Ordering Guide for more information). Line ...
Page 35
OCUMENT HANGE IST Revision 0.32 to Revision 0.33 Rev 0.33 is the first revision of this document that applies to the new series of ultra low power isolators featuring pinout and functional compatibility with previous isolator ...
Page 36
... Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized ap- plication, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages. Silicon Laboratories and Silicon Labs are trademarks of Silicon Laboratories Inc. Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders. ...