MCIMX27MOP4A Freescale, MCIMX27MOP4A Datasheet - Page 56

no-image

MCIMX27MOP4A

Manufacturer Part Number
MCIMX27MOP4A
Description
Manufacturer
Freescale
Datasheet

Specifications of MCIMX27MOP4A

Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MCIMX27MOP4A
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCIMX27MOP4A
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MCIMX27MOP4AR2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCIMX27MOP4AR2
Manufacturer:
FREESCALE
Quantity:
20 000
Electrical Characteristics
4.3.1
After assertion of External DMA Request the DMA burst will start when the corresponding DMA channel
becomes the current highest priority channel. The External DMA Request should be kept asserted until it
is serviced by the DMAC. One External request will initiate at least one DMA burst.
The output External Grant signal from the DMAC is an active-low signal. This signal will be asserted
during the time when a DMA burst is ongoing for an External DMA Request, when the following
conditions are true:
Once the grant is asserted the External DMA Request will not be sampled until completion of the DMA
burst. The priority of the external request will become low, for the next consecutive burst, if another DMA
request signal is asserted.
The waveforms are shown for the worst case—that is, smallest burst (1 byte read/write). Minimum and
maximum timings for the External request and External grant signal are present in the data sheet.
Figure 15
request is de-asserted immediately after sensing grant signal active.
Figure 16
sensing grant signal active such that a new burst is not initiated.
56
Data written to
External device
Ext_DMAReq
Ext_DMAGrant
Data read from
External device
The DMA channel for which the DMA burst is ongoing has requested source as external DMA
Request (as per RSSR settings).
REN and CEN bit of this channel are set.
External DMA Request is asserted.
NOTE: Assuming worst case that the data is read/written from/to external device as per the above waveform.
shows the minimum time for which the External Grant signal remains asserted if External DMA
shows the safe maximum time for which External DMA request can be kept asserted, after
Ext_DMAGrant
Direct Memory Access Controller (DMAC)
Ext_DMAReq
Figure 16. Timing Diagram of Safe Maximums for External Request De-Assertion
Figure 15. Assertion of DMA External Grant Signal
i.MX27 and i.MX27L Data Sheet, Rev. 1.6
t
max_req_assert
t
max_read
t
min_assert
t
Freescale Semiconductor
max_write

Related parts for MCIMX27MOP4A