5962-87515123A Cypress Semiconductor Corp, 5962-87515123A Datasheet - Page 5
5962-87515123A
Manufacturer Part Number
5962-87515123A
Description
Manufacturer
Cypress Semiconductor Corp
Datasheet
1.5962-87515123A.pdf
(16 pages)
Specifications of 5962-87515123A
Lead Free Status / RoHS Status
Not Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
DSCC FORM 2234
APR 97
1/ TTL inputs: V
2/ Not more than one output should be shorted at a time, and short circuit test (I
3/ Tested initially and after any design or process changes which may affect that parameter, and therefore shall be guaranteed
4/ Transition is measured at steady-state high level -500 mV or steady-state low level +500 mV on the output from the 1.5 V
Address to output
Address to output hold
CS to output delay
CS high to output
delay
float 3/ 4/
to the limits specified in table I.
level on the input with the output load in figure 3, circuit B.
DEFENSE SUPPLY CENTER COLUMBUS
Test
COLUMBUS, OHIO 43218-3990
3/
MICROCIRCUIT DRAWING
IL
≤ 0.8 V, V
STANDARD
IH
≥ 2.0 V.
│
│Symbol │
│
│
│
│
│
│
│t
│
│
│
│
│
│
│
│
│t
│
│
│
│
│
│
│
│
│t
│
│
│
│
│
│
│t
│
│
TABLE I. Electrical performance characteristics - Continued.
ACC
CS
DF
OH
│
│
│ V
│ unless otherwise specified
│
│
│
│V
│See figures 3 and 4
│
│
│
│
│
│
│
│
│
│
│
│
│
│
│
│
│
│
│
│
│
│
│
│
│
│
CC
SS
-55°C ≤ T
= 4.5 V
= 0 V 4.5 V ≤ V
Conditions
C
≤+125°C
CC
≤ 5.5 V │
SIZE
A
│
│Group A
│subgroups │types
│
│
│ 9,10,11
│
│
│
│
│
│
│
│ 9,10,11
│
│
│
│
│
│
│
│
│
│
│
│ 9,10,11
│
│
│
│
│
│
│ 9,10,11
│
│
OS
) should not exceed 30 seconds.
REVISION LEVEL
│
│Device │
│
│
│
│ 11,12 │
│ 07,08 │
│ 01,05 │
│ 09
│ 02,06 │
│ 10
│ 03
│ 04
│ 11
│ 08
│ 12
│ 09
│ 01,02 │
│ 10
│ 07
│ 05
│ 03,04, │
│ 06
│ 11
│ 08,12 │
│ 09
│ 01,02 │
│ 07,10 │
│ 05
│ 03,04, │
│ 06
│
│ All
│
│
B
│
│
│
│ Min
│
│
│
│
│
│
│
│
│
│
│
│
│
│
│
│
│
│
│ 0
│
│
Limits
SHEET
│
│ Max │
│
│ 25
│ 35
│
│ 45
│
│ 55
│ 70
│ 90
│ 15
│ 20
│ 25
│ 30
│
│ 35
│ 40
│ 45
│ 55
│
│ 15
│ 25
│ 30
│
│ 35
│ 45
│ 55
│
│
│
│
│
5962-87515
5
│
│
│ Unit
│
│
│ ns
│
│
│
│
│
│
│
│ ns
│
│
│
│
│
│
│
│
│
│
│
│ ns
│
│
│
│
│
│
│ ns
│
│