ADL5390ACP-REEL7 Analog Devices Inc, ADL5390ACP-REEL7 Datasheet - Page 14
![no-image](/images/manufacturer_photos/0/0/57/analog_devices_inc_sml.jpg)
ADL5390ACP-REEL7
Manufacturer Part Number
ADL5390ACP-REEL7
Description
Manufacturer
Analog Devices Inc
Datasheet
1.ADL5390ACP-REEL7.pdf
(24 pages)
Specifications of ADL5390ACP-REEL7
Operating Temperature (min)
-40C
Operating Temperature (max)
85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Lead Free Status / RoHS Status
Not Compliant
ADL5390
The 3 dB bandwidth is set by choosing C
following equation:
This equation has been verified for values of C
0.1 µF (bandwidth settings of approximately 4.5 kHz to 43 MHz).
INTERFACING TO HIGH SPEED DACs
The AD977x family of dual DACs is well suited to driving the I
and Q gain controls of the ADL5390 with fast modulating sig-
nals. While these inputs can in general be driven by any DAC,
the differential outputs and bias level of the ADI TxDAC® fam-
ily allows for a direct connection between DAC and modulator.
The AD977x family of dual DACs has differential current out-
puts. The full-scale current is user programmable and is usually
set to 20 mA, that is each output swings from 0 mA to 20 mA.
The basic interface between the AD9777 DAC outputs and the
ADL5390 I and Q gain control inputs is shown in Figure 32.
Resistors R1 and R2 (R1 = R2) set the dc bias level according to
the following equation:
For example, if the full-scale current from each output is 20 mA,
each output will have an average current of 10 mA. Therefore,
to set the bias level to the recommended 0.5 V, R1 and R2
should be set to 50 Ω each. R1 and R2 should always be equal.
If R3 is omitted, this will result in an available swing from the
DAC of 2 V p-p differential, which is twice the maximum voltage
range required by the ADL5390. DAC resolution can be maxi-
mized by adding R3, which scales down this voltage according
to the following equation:
Bias Level = Average Output Current × R1
Full
f
2
3
×
dB
I
Scale
≈
MAX
C
45
external
(
R1
Swing
kHz
||
(
+
R2
×
=
10
0.5
+
nF
R3
pF
)
)
×
⎡
⎢
⎢
⎣
1
−
R2
R2
+
FLT
R3
according to the
FLT
⎤
⎥
⎥
⎦
from 10 pF to
Rev. 0 | Page 14 of 24
Figure 33 shows the relationship between the value of R3 and
the peak baseband voltage with R1 and R2 equal to 50 Ω. As
shown in Figure 33, a value of 100 Ω for R3 will provide a
peak-peak swing of 1 V p-p differential into the ADL5390’s
I and Q inputs.
When using a DAC, low-pass image reject filters are typically
used to eliminate the Nyquist images produced by the DAC.
They also provide the added benefit of eliminating broadband
noise that might feed into the modulator from the DAC.
AD9777
I
I
I
I
OUTB1
OUTB2
1.15
1.13
1.10
1.08
1.05
1.02
1.00
0.97
0.95
0.92
0.90
0.88
0.85
0.82
0.80
0.77
0.75
0.72
0.70
OUTA1
OUTA2
50 55 60 65 70 75 80 85 90
Figure 32. Basic AD9777-to-ADL5390 Interface
Figure 33. Peak-Peak DAC Output Swing vs.
Swing Scaling Resistor R3 (R1 = R2 = 50 Ω)
R1
R2
R1
R2
LOW-PASS
LOW-PASS
OPTIONAL
OPTIONAL
FILTER
FILTER
R3 (Ω)
95
100 105
R3
R3
110
115 120
IBBM
QBBM
IBBP
QBBP
ADL5390
125
130