XC5VLX50-1FFG676I Xilinx Inc, XC5VLX50-1FFG676I Datasheet - Page 74

FPGA Virtex®-5 Family 46080 Cells 65nm (CMOS) Technology 1V 676-Pin FCBGA

XC5VLX50-1FFG676I

Manufacturer Part Number
XC5VLX50-1FFG676I
Description
FPGA Virtex®-5 Family 46080 Cells 65nm (CMOS) Technology 1V 676-Pin FCBGA
Manufacturer
Xilinx Inc
Series
Virtex™-5 LXr

Specifications of XC5VLX50-1FFG676I

Package
676FCBGA
Family Name
Virtex®-5
Device Logic Units
46080
Typical Operating Supply Voltage
1 V
Maximum Number Of User I/os
440
Ram Bits
1769472
Number Of Logic Elements/cells
46080
Number Of Labs/clbs
3600
Total Ram Bits
1769472
Number Of I /o
440
Voltage - Supply
0.95 V ~ 1.05 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
676-BBGA, FCBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
HW-V5-ML561-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5-ML550-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5-ML521-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5GBE-DK-UNI-G - KIT DEV V5 LXT GIGABIT ETHERNET122-1508 - EVALUATION PLATFORM VIRTEX-5
Number Of Gates
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC5VLX50-1FFG676I
Manufacturer:
XILINX
Quantity:
10
Part Number:
XC5VLX50-1FFG676I
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC5VLX50-1FFG676I
Manufacturer:
TI
Quantity:
50
Part Number:
XC5VLX50-1FFG676I
Manufacturer:
XILINX
0
Part Number:
XC5VLX50-1FFG676I
Manufacturer:
XILINX
Quantity:
48
Part Number:
XC5VLX50-1FFG676I
0
Table 93: Global Clock Setup and Hold With DCM in Source-Synchronous Mode (Cont’d)
DS202 (v5.3) May 5, 2010
Product Specification
Notes:
1.
2.
3.
T
PSDCM0
Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the
Global Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the Global
Clock input signal using the fastest process, lowest temperature, and highest voltage. These measurements include DCM CLK0 jitter.
IFF = Input Flip-Flop or Latch
Use IBIS to determine any duty-cycle distortion incurred using various standards.
Symbol
/ T
PHDCM0
No Delay Global Clock and IFF
Source-Synchronous Mode
Description
(2)
with DCM in
www.xilinx.com
Virtex-5 FPGA Data Sheet: DC and Switching Characteristics
XC5VTX150T
XC5VTX240T
XC5VFX30T
XC5VFX70T
XC5VFX100T
XC5VFX130T
XC5VFX200T
Device
0.16
0.91
0.13
0.83
0.21
0.98
0.19
1.15
N/A
N/A
N/A
-3
Speed Grade
0.25
0.97
0.24
1.20
0.18
0.95
0.14
0.86
0.21
1.00
0.21
1.19
0.14
1.50
-2
0.25
1.03
0.24
1.26
0.19
1.01
0.14
0.92
0.21
1.05
0.24
1.25
0.16
1.55
-1
Units
ns
ns
ns
ns
ns
ns
ns
74

Related parts for XC5VLX50-1FFG676I