XC3S250E-4TQG144I Xilinx Inc, XC3S250E-4TQG144I Datasheet - Page 151

FPGA Spartan®-3E Family 250K Gates 5508 Cells 572MHz 90nm (CMOS) Technology 1.2V 144-Pin TQFP

XC3S250E-4TQG144I

Manufacturer Part Number
XC3S250E-4TQG144I
Description
FPGA Spartan®-3E Family 250K Gates 5508 Cells 572MHz 90nm (CMOS) Technology 1.2V 144-Pin TQFP
Manufacturer
Xilinx Inc
Series
Spartan™-3Er
Datasheet

Specifications of XC3S250E-4TQG144I

Package
144TQFP
Family Name
Spartan®-3E
Device Logic Cells
5508
Device Logic Units
612
Device System Gates
250000
Number Of Registers
4896
Maximum Internal Frequency
572 MHz
Typical Operating Supply Voltage
1.2 V
Maximum Number Of User I/os
108
Ram Bits
221184
Number Of Logic Elements/cells
5508
Number Of Labs/clbs
612
Total Ram Bits
221184
Number Of I /o
108
Number Of Gates
250000
Voltage - Supply
1.14 V ~ 1.26 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
144-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
813-1009 - MODULE USB-TO-FPGA TOOL W/MANUAL
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC3S250E-4TQG144I
Manufacturer:
XILINX
Quantity:
1 670
Part Number:
XC3S250E-4TQG144I
Manufacturer:
XILINX
Quantity:
284
Part Number:
XC3S250E-4TQG144I
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC3S250E-4TQG144I
Manufacturer:
XILINX
0
Part Number:
XC3S250E-4TQG144I
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Part Number:
XC3S250E-4TQG144I
0
Configuration Clock (CCLK) Characteristics
Table 112: Master Mode CCLK Output Period by ConfigRate Option Setting
Table 113: Master Mode CCLK Output Frequency by ConfigRate Option Setting
Table 114: Master Mode CCLK Output Minimum Low and High Time
DS312-3 (v3.8) August 26, 2009
Product Specification
Notes:
1.
T
T
T
T
T
T
F
F
F
F
F
F
T
T
Symbol
Symbol
Symbol
CCLK1
CCLK3
CCLK6
CCLK12
CCLK25
CCLK50
CCLK1
CCLK3
CCLK6
CCLK12
CCLK25
CCLK50
MCCL,
MCCH
Set the ConfigRate option value when generating a configuration bitstream. See
R
Master mode CCLK minimum
Low and High time
CCLK clock period by
ConfigRate setting
Equivalent CCLK clock
frequency by ConfigRate
setting
Description
Description
Description
Commercial
Industrial
and default value)
and default value)
(power-on value
(power-on value
ConfigRate
ConfigRate
Setting
Setting
12
25
50
12
25
50
www.xilinx.com
1
3
6
1
3
6
235
276
1
Temperature
Temperature
Commercial
Commercial
Commercial
Commercial
Commercial
Commercial
Commercial
Commercial
Commercial
Commercial
Commercial
Commercial
Industrial
Industrial
Industrial
Industrial
Industrial
Industrial
Industrial
Industrial
Industrial
Industrial
Industrial
Industrial
Range
Range
138
117
3
Bitstream Generator (BitGen) Options
ConfigRate Setting
69
58
6
Minimum
Minimum
DC and Switching Characteristics
71.2
60.6
35.5
30.3
17.8
15.1
12.8
25.6
570
485
285
242
142
121
0.8
1.6
3.2
6.4
34.5
29.3
12
17.1
14.5
25
Maximum
Maximum
1,250
78.2
39.1
14.1
16.5
28.1
33.0
56.2
66.0
625
313
157
1.8
3.6
7.1
2.1
4.2
8.3
7.3
8.5
50
in Module 2.
Units
Units
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
151

Related parts for XC3S250E-4TQG144I