XC3S1500-4FG676C Xilinx Inc, XC3S1500-4FG676C Datasheet - Page 73

no-image

XC3S1500-4FG676C

Manufacturer Part Number
XC3S1500-4FG676C
Description
FPGA Spartan®-3 Family 1.5M Gates 29952 Cells 630MHz 90nm Technology 1.2V 676-Pin FBGA
Manufacturer
Xilinx Inc
Datasheet

Specifications of XC3S1500-4FG676C

Package
676FBGA
Family Name
Spartan®-3
Device Logic Units
29952
Device System Gates
1500000
Maximum Internal Frequency
630 MHz
Typical Operating Supply Voltage
1.2 V
Maximum Number Of User I/os
487
Ram Bits
589824

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC3S1500-4FG676C
Manufacturer:
XilinxInc
Quantity:
3 000
Part Number:
XC3S1500-4FG676C
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC3S1500-4FG676C
Manufacturer:
XILINX
0
Part Number:
XC3S1500-4FG676C
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Part Number:
XC3S1500-4FG676C-ES
Manufacturer:
XILINX
0
Part Number:
XC3S1500-4FG676C-ES
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Part Number:
XC3S1500-4FG676CES
Manufacturer:
XILINX
0
Table 45: Timing for the IOB Three-State Path
DS099-3 (v2.5) December 4, 2009
Product Specification
98
Notes:
1.
2.
3.
Synchronous Output Enable/Disable Times
T
T
Asynchronous Output Enable/Disable Times
T
Set/Reset Times
T
T
IOCKHZ
IOCKON
GTS
IOSRHZ
IOSRON
Symbol
The numbers in this table are tested using the methodology presented in
forth in
This time requires adjustment whenever a signal standard other than LVCMOS25 with 12 mA drive and Fast slew rate is assigned
to the data Output. When this is true, add the appropriate Output adjustment from
For minimums, use the values reported by the Xilinx timing analyzer.
(2)
(2)
Table 31
R
Time from the active transition at the
OTCLK input of the Three-state
Flip-Flop (TFF) to when the Output pin
enters the high-impedance state
Time from the active transition at TFF’s
OTCLK input to when the Output pin
drives valid data
Time from asserting the Global Three
State (GTS) net to when the Output pin
enters the high-impedance state
Time from asserting TFF’s SR input to
when the Output pin enters a
high-impedance state
Time from asserting TFF’s SR input at
TFF to when the Output pin drives
valid data
and
Table
34.
Description
Spartan-3 FPGA Family: DC and Switching Characteristics
www.xilinx.com
LVCMOS25, 12mA
output drive, Fast slew
rate
LVCMOS25, 12mA
output drive, Fast slew
rate
LVCMOS25, 12mA
output drive, Fast slew
rate
Conditions
Table 47
Table
and are based on the operating conditions set
XC3S200
XC3S400
XC3S50
XC3S1000
XC3S1500
XC3S2000
XC3S4000
XC3S5000
XC3S200
XC3S400
XC3S50
XC3S1000
XC3S1500
XC3S2000
XC3S4000
XC3S5000
46.
Device
All
All
All
Speed Grade
Max
0.74
0.72
7.71
8.38
1.55
2.24
2.91
-5
Max
0.85
0.82
8.87
9.63
1.78
2.57
3.34
-4
Units
ns
ns
ns
ns
ns
ns
ns
73

Related parts for XC3S1500-4FG676C