USB3280-AEZG Standard Microsystems (SMSC), USB3280-AEZG Datasheet

Page 1

... Industrial Operating Temperature -40 SMSC USB3280 USB3280 Hi-Speed USB Device PHY with UTMI Interface Applications The USB3280 is the ideal companion to any ASIC, SoC or FPGA solution designed with a UTMI Hi-Speed USB device (peripheral) core. The USB3280 is well suited for: Cell Phones MP3 Players ...

Page 2

... USB3280-AEZG FOR 36-PIN, QFN PACKAGE (LEAD-FREE ROHS COMPLIANT) USB3280-AEZG-TR FOR 36-PIN, QFN LEAD-FREE ROHS COMPLIANT (TAPE AND REEL) 80 ARKAY DRIVE, HAUPPAUGE, NY 11788 (631) 435-6000, FAX (631) 273-3123 Copyright © 2007 SMSC or its subsidiaries. All rights reserved. Circuit diagrams and other information relating to SMSC products are included as a means of illustrating typical applications. Consequently, complete information sufficient for construction purposes is not necessarily given ...

Page 3

... Hi-Speed USB Device PHY with UTMI Interface General Description The USB3280 provides the Physical Layer (PHY) interface to a USB 2.0 Device Controller. The IC is available in a 36-pin lead-free RoHS compliant QFN package. The USB3280 is an industrial temperature USB 2.0 physical layer transceiver (PHY) integrated circuit. ...

Page 4

... HS_CS_ENABLE Encode RX LOGIC VP RX State VM Machine Serial to Clock Parallel Recovery Unit Conversion Clock Bit Unstuff and Data NRZI Recovery Decode Elasticity Buffer BIASING Bandgap Voltage Reference Current Reference Figure 1 USB3280 Block Diagram 4 PRODUCT PREVIEW System Clocking TX 1.5kΩ SE SMSC USB3280 ...

Page 5

... APPLIES TO PLATED TERMINALS AND IT IS MEASURED BETWEEN 0.15 AND 0.30 mm FROM THE TERMINAL TIP. 3. DETAILS OF TERMINAL #1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE AREA INDICATED. 4. COPLANARITY ZONE APPLIES TO EXPOSED PAD AND TERMINALS. Figure 2 USB3280-AEZG 36-Pin QFN Package Outline and Parameters 0.90 mm Body (Lead-Free RoHS Compliant) D2 TERMINAL #1 3 ...