AD73422BB-80 Analog Devices Inc, AD73422BB-80 Datasheet - Page 25

• Manufacturer Part Number: AD73422BB-80
• Manufacturer: Analog Devices Inc

Specifications of AD73422BB-80

• Single Supply Voltage (typ): 3.3V
• Single Supply Voltage (min): 3V
• Single Supply Voltage (max): 3.6V
• Package Type: BGA
• Lead Free Status / RoHS Status: Not Compliant

When the IDLE (n) instruction is used in systems that have an
externally generated serial clock (SCLK), the serial clock rate
may be faster than the processor’s reduced internal clock rate.
Under these conditions, interrupts must not be generated at a
faster rate than can be serviced, due to the additional time the
processor takes to come out of the idle state (a maximum of n
processor cycles).
SYSTEM INTERFACE
Figure 13 shows a typical basic system configuration with the
AD73422, two serial devices, a byte-wide EPROM, and
optional external program and data overlay memories (mode
selectable). Programmable wait state generation allows the
processor to connect easily to slow peripheral devices. The
AD73422 also provides four external interrupts and two serial
ports or six external interrupts and one serial port. Host Memory
Mode allows access to the full external data bus, but limits
addressing to a single address bit (A0). Additional system periph-
erals can be added in this mode through the use of external
hardware to generate and latch address signals.
Clock Signals
The AD73422 can be clocked by either a crystal or a TTL-
compatible clock signal.
The CLKIN input cannot be halted, changed during operation
or operated below the specified frequency during normal opera-
tion. The only exception is while the processor is in the power-
down state. For additional information, refer to Chapter 9,
ADSP-2100 Family User’s Manual, Third Edition, for detailed
information on this power-down feature.
If an external clock is used, it should be a TTL-compatible
signal running at half the instruction rate. The signal is con-
nected to the processor’s CLKIN input. When an external clock
is used, the XTAL input must be left unconnected.
The AD73422 uses an input clock with a frequency equal to
half the instruction rate; a 26.00 MHz input clock yields a 19 ns
processor cycle (which is equivalent to 52 MHz). Normally,
instructions are executed in a single processor cycle. All device
timing is relative to the internal instruction clock rate, which is
indicated by the CLKOUT signal when enabled.
Because the AD73422 includes an on-chip oscillator circuit, an
external crystal may be used. The crystal should be connected
across the CLKIN and XTAL pins, with two capacitors con-
nected as shown in Figure 14. Capacitor values are dependent
on crystal type and should be specified by the crystal manufacturer.
A parallel-resonant, fundamental frequency, microprocessor-
grade crystal should be used.
A clock output (CLKOUT) signal is generated by the processor
at the processor’s cycle rate. This can be enabled and disabled
by the CLK0DIS bit in the SPORT0 Autobuffer Control Register.
REV. 0
–25–
CONTROLLER
INTERFACE
SYSTEM
1/2x CLOCK
1/2x CLOCK
SECTION
SECTION
SECTION
SECTION
OR
CRYSTAL
SERIAL
DEVICE
SERIAL
DEVICE
CRYSTAL
DEVICE
DEVICE
SERIAL
SERIAL
AFE*
AFE*
AFE*
AFE*
OR
OR
OR
OR
OR
OR
Figure 14. External Crystal Connections
Figure 13. Basic System Configuration
16
HOST MEMORY MODE
CLKIN
IRQ2/PF7
IRQE/PF4
IRQL0/PF5
IRQL1/PF6
MODE C/PF2
MODE B/PF1
MODE A/PF0
SCLK1
RFS1 OR IRQ0
TFS1 OR IRQ1
DT1 OR FO
DR1 OR FI
SCLK0
RFS0
TFS0
DT0
DR0
CLKIN
FL0-2
PF3
IRQ2/PF7
IRQE/PF4
IRQL0/PF5
IRQL1/PF6
MODE C/PF2
MODE B/PF1
MODE A/PF0
FULL MEMORY MODE
XTAL
FL0-2
PF3
XTAL
SCLK1
RFS1 OR IRQ0
TFS1 OR IRQ1
DT1 OR FO
DR1 OR FI
SCLK0
RFS0
TFS0
DT0
DR0
IRD/D6
IWR/D7
IS/D4
IAL/D5
IACK/D3
IAD15-0
IDMA PORT
SPORT1
SPORT0
SPORT1
SPORT0
CLKIN
AD73422
AD73422
DSP
DATA23-8
ADDR13-0
DATA23-0
PWDACK
PWDACK
IOMS
IOMS
XTAL
PWD
PWD
BMS
DMS
CMS
BMS
DMS
CMS
PMS
BGH
PMS
BGH
WR
WR
RD
BR
BG
BR
BG
RD
A0
14
1
24
16
*AFE SECTION CAN BE
CONNECTED TO EITHER
SPORT0 OR SPORT1
CLKOUT
D
A
23-16
A
A
D
D
D
13-0
10-0
23-0
23-8
13-0
15-8
AD73422
ADDR
ADDR
A0-A21
DATA
DATA
CS
DATA
CS
(PERIPHERALS)
DM SEGMENTS
PM SEGMENTS
I/O SPACE
LOCATIONS
MEMORY
OVERLAY
MEMORY
TWO 8K
TWO 8K
BYTE
2048