ADV7185KSTZ Analog Devices Inc, ADV7185KSTZ Datasheet - Page 7

• Manufacturer Part Number: ADV7185KSTZ
• Manufacturer: Analog Devices Inc

Specifications of ADV7185KSTZ

• Adc/dac Resolution: 10b
• Screening Level: Commercial
• Package Type: LQFP
• Pin Count: 80
• Lead Free Status / RoHS Status: Compliant

Pin
1
2
3, 14
4, 15
5–8, 17–24,
32–35, 73–76
9, 31, 71
10, 30, 72
11
12
13
16
25
26
27
28
29
36
37
38
REV. 0
Mnemonic
VS/VACTIVE
HS/HACTIVE
DVSSIO
DVDDIO
P19–P0
DVSS1–DVSS3
DVDD1–DVDD3
AFF
HFF/QCLK/GL
AEF
CLKIN
LLCREF
LLC2
LLC1/PCLK
XTAL1
XTAL
PWRDN
ELPF
AVDD
Input/Output
O
O
G
P
O
G
P
O
I/O
O
I
O
O
O
O
I
I
P
G
PIN FUNCTION DESCRIPTIONS
Function
VS or Vertical Sync. A dual-function pin, (OM_SEL[1:0] = 0, 0) is an output
signal that indicates a vertical sync with respect to the YUV pixel data. The
active period of this signal is six lines of video long. The polarity of the VS
signal is controlled by the PVS bit. VACTIVE (OM_SEL[1:0] = 1, 0 or 0, 1)
is an output signal that is active during the active/viewable period of a video
field. The polarity of VACTIVE is controlled by the PVS bit.
HS or Horizontal Sync. A dual-function pin, (OM_SEL[1:0] = 0, 0) is a pro-
grammable horizontal sync output signal. The rising and falling edges can be
controlled by HSB[9:0] and HSE[9:0] in steps of 2 LLC1. The polarity of the
HS signal is controlled by the PHS bit. HACTIVE (OM_SEL[1:0] = 1, 0 or 0,
1) is an output signal that is active during the active/viewable period of a video
line. The active portion of a video line is programmable on the ADV7185. The
polarity of HACTIVE is controlled by PHS bit.
Digital I/O Ground
Digital I/O Supply Voltage (3.3 V)
Video Pixel Output Port. 8-bit multiplexed YCrCb pixel port (P19–P12);
16-bit YCrCb pixel port (P19–P12 = Y and P9–P2 = Cb,Cr); 10-bit multi-
plexed extended YCrCb pixel port (P19–P10); and 20-bit YCrCb pixel port
(P19–P0). P0 represents the LSB. P1–P0 can also be configured as gPO [1]
and gPO [0], and P11–P10 can be configured as gPO [3] and gPO [2]
respectively.
Ground for Digital Supply
Digital Supply Voltage (3.3 V)
Almost Full Flag. A FIFO control signal indicating when the FIFO has
reached the almost full margin set by the user (use FFM[4:0]). The polar-
ity of this signal is controlled by the PFF bit.
Half Full Flag. A multifunction pin (OM_SEL[1:0] = 1, 0), it is a FIFO
control signal that indicates when the FIFO is half full. The QCLK
(OM_SEL[1:0] = 0, 1) pin function is a qualified pixel output clock when
using FIFO SCAPI mode. The GL (OM_SEL[1:0] = 0, 0) function
(Genlock output) is a signal that contains a serial stream of data that
contains information for locking the subcarrier frequency. The polarity
of HFF signal is controlled by the PFF bit.
Almost Empty Flag. A FIFO control signal, it indicates when the FIFO
has reached the almost empty margin set by the user (use FFM[4:0]). The
polarity of this signal is controlled by the PFF bit.
Asynchronous FIFO Clock. This asynchronous clock is used to output
data onto the P19-P0 bus and other control signals.
Clock Reference Output. This is a clock qualifier distributed by the inter-
nal CGC for a data rate of LLC2. The polarity of LLCREF is controlled
by the PLLCREF bit.
Line-Locked Clock System Output Clock/2 (13.5 MHz)
Line-Locked Clock System Output Clock. A dual-function pin (27 MHz
± 5%) or a FIFO output clock ranging from 20 MHz to 35 MHz.
Second terminal for crystal oscillator; not connected if external clock
source is used.
Input terminal for 27 MHz crystal oscillator or connection for external
oscillator with CMOS-compatible square wave clock signal
Power-Down Enable. A logical low will the place part in a power-down status.
This pin is used for the External Loop Filter that is required for the LLC PLL.
Analog Supply Voltage (+5 V)
–7–
ADV7185