USB3317C-CP-TR Standard Microsystems (SMSC), USB3317C-CP-TR Datasheet

no-image

USB3317C-CP-TR

Manufacturer Part Number
USB3317C-CP-TR
Description
Manufacturer
Standard Microsystems (SMSC)
Datasheet

Specifications of USB3317C-CP-TR

Lead Free Status / RoHS Status
Supplier Unconfirmed

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
USB3317C-CP-TR
Manufacturer:
SMSC
Quantity:
275
Part Number:
USB3317C-CP-TR
Manufacturer:
Standard
Quantity:
4 000
Part Number:
USB3317C-CP-TR
Manufacturer:
Maxim
Quantity:
1 840
Part Number:
USB3317C-CP-TR
Manufacturer:
SMSC
Quantity:
2
Part Number:
USB3317C-CP-TR
Manufacturer:
SMSC
Quantity:
7 685
Part Number:
USB3317C-CP-TR
Manufacturer:
SMSC
Quantity:
20 000
Company:
Part Number:
USB3317C-CP-TR
Quantity:
29
PRODUCT FEATURES
SMSC USB3317 REV C
USB-IF “Hi-Speed” compliant to the Universal Serial
Interface compliant with the ULPI Specification
1.8V to 3.3V IO Voltage (±10%)
flexPWR
Supports FS pre-amble for FS hubs with a LS device
Supports HS SOF and LS keep-alive pulse
Includes full support for the optional On-The-Go
Supports the OTG Host Negotiation Protocol (HNP)
Allows host to turn VBUS off to conserve battery
Support OTG monitoring of VBUS levels with internal
“Wrapper-less” design for optimal timing performance
Internal 5V cable short-circuit protection of ID, DP
26MHz Reference Clock Operation
Internal low jitter PLL for 480MHz Hi-Speed USB
Internal detection of the value of resistance to ground
Integrated battery to 3.3V LDO regulator
Integrated ESD protection circuits
Bus Specification Rev 2.0
revision 1.1 as a Single Data Rate (SDR) PHY
— Low current design ideal for battery powered
— “Sleep” mode tri-states all ULPI pins and places the
attached (UTMI+ Level 3)
(OTG) protocol detailed in the On-The-Go
Supplement Revision 1.0a specification
and Session Request Protocol (SRP)
power in OTG applications
comparators
and design ease
— Low Latency Hi-Speed Receiver (43 Hi-Speed clocks
and DM lines to VBUS or ground
— 0 to 3.6V input drive tolerant
— Able to accept “noisy” clock sources
operation
on the ID pin
— 2.2uF bypass capacitor
— 100mV dropout voltage
— Up to
applications
part in a low current state
Max) allows use of legacy UTMI Links with a ULPI
bridge
®
±
Technology
15kV without any external devices
PRODUCT PREVIEW
Hi-Speed USB Transceiver with
1.8V-3.3V ULPI Interface -
26MHz Reference Clock
Applications
The USB3317 is targeted for any application where a Hi-
Speed USB connection is desired and when board
space, power, and interface pins must be minimized.
The USB3317 is well suited for:
Carkit UART mode for non-USB serial data transfers
Industrial Operating Temperature -40°C to +85°C
Packaging Options
Cell Phones
PDAs
MP3 Players
GPS Personal Navigation
Scanners
External Hard Drives
Digital Still and Video Cameras
Portable Media Players
Entertainment Devices
Printers
Set Top Boxes
Video Record/Playback Systems
IP and Video Phones
Gaming Consoles
POS Terminals
— 24 pin QFN lead-free RoHS compliant package
— 25 ball VFBGA lead-free RoHS compliant package also
USB3317
(4 x 4 x 0.90 mm height)
available; (3 x 3 x 0.88mm height)
Revision 2.1 (06-02-10)
Data Brief

Related parts for USB3317C-CP-TR

USB3317C-CP-TR Summary of contents

Page 1

PRODUCT FEATURES USB-IF “Hi-Speed” compliant to the Universal Serial Bus Specification Rev 2.0 Interface compliant with the ULPI Specification revision 1 Single Data Rate (SDR) PHY 1.8V to 3.3V IO Voltage (±10%) ® flexPWR Technology — Low current ...

Page 2

... USB3317C-CP-TR FOR 24 PIN, QFN LEAD-FREE ROHS COMPLIANT PACKAGE (TAPE AND REEL) USB3317C-GJ-TR FOR 25 PIN, VFBGA LEAD-FREE ROHS COMPLIANT PACKAGE (TAPE AND REEL) This product meets the halogen maximum concentration values per IEC61249-2-21 For RoHS compliance and environmental information, please visit 80 ARKAY DRIVE, HAUPPAUGE, NY 11788 (631) 435-6000, FAX (631) 273-3123 Copyright © ...

Page 3

Hi-Speed USB Transceiver with 1.8V-3.3V ULPI Interface - 26MHz Reference Clock General Description The USB3317 is a highly integrated Hi-Speed USB 2.0 Transceiver (PHY) that supports systems architectures based on a 26MHz reference clock designed to be used ...

Page 4

Package Outlines Figure 2 24-Pin QFN, 4x4mm Body, 0.5mm Pitch ...

Page 5

Figure 3 25-pin VFBGA, 3x3mm Body, 0.5mm Pitch ...

Related keywords