SST25LF020A-33-4C-SAE-T Microchip Technology, SST25LF020A-33-4C-SAE-T Datasheet - Page 15
![3.0V To 3.6V 2Mbit SPI Serial Flash 8 SOIC 3.90mm (.150") T/R](/photos/18/28/182871/8-soic_751_sml.jpg)
SST25LF020A-33-4C-SAE-T
Manufacturer Part Number
SST25LF020A-33-4C-SAE-T
Description
3.0V To 3.6V 2Mbit SPI Serial Flash 8 SOIC 3.90mm (.150") T/R
Manufacturer
Microchip Technology
Datasheet
1.SST25LF020A-33-4C-QAE.pdf
(25 pages)
Specifications of SST25LF020A-33-4C-SAE-T
Format - Memory
FLASH
Memory Type
FLASH
Memory Size
2M (256K x 8)
Speed
33MHz
Interface
SPI Serial
Voltage - Supply
3 V ~ 3.6 V
Operating Temperature
0°C ~ 70°C
Package / Case
8-SOIC (0.154", 3.90mm Width)
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
SST25LF020A-33-4C-SAE-T
Manufacturer:
HITACHI
Quantity:
651
Part Number:
SST25LF020A-33-4C-SAE-T
Manufacturer:
SST
Quantity:
20 000
2 Mbit SPI Serial Flash
SST25LF020A
Write-Enable (WREN)
The Write-Enable (WREN) instruction sets the Write-
Enable-Latch bit to 1 allowing Write operations to occur.
The WREN instruction must be executed prior to any Write
(Program/Erase) operation. CE# must be driven high
before the WREN instruction is executed.
Write-Disable (WRDI)
The Write-Disable (WRDI) instruction resets the Write-
Enable-Latch bit and AAI bit to 0 disabling any new Write
operations from occurring. CE# must be driven high before
the WRDI instruction is executed.
Enable-Write-Status-Register (EWSR)
The Enable-Write-Status-Register (EWSR) instruction
arms the Write-Status-Register (WRSR) instruction and
opens the status register for alteration. The Enable-Write-
Status-Register instruction does not have any effect and
will be wasted, if it is not followed immediately by the Write-
Status-Register (WRSR) instruction. CE# must be driven
low before the EWSR instruction is entered and must be
driven high before the EWSR instruction is executed.
©2010 Silicon Storage Technology, Inc.
FIGURE 13: Write Enable (WREN) Sequence
FIGURE 14: Write Disable (WRDI) Sequence
SCK
CE#
SCK
CE#
SO
SO
SI
SI
MODE 3
MODE 0
MODE 3
MODE 0
HIGH IMPEDANCE
HIGH IMPEDANCE
MSB
0 1 2 3 4 5 6 7
MSB
0 1 2 3 4 5 6 7
15
04
06
1242 F13.0
1242 F12.0
S71242-07-000
Data Sheet
01/10