PIC16LF1906-E/SO Microchip Technology, PIC16LF1906-E/SO Datasheet - Page 160
![no-image](/images/manufacturer_photos/0/4/439/microchip_technology_sml.jpg)
PIC16LF1906-E/SO
Manufacturer Part Number
PIC16LF1906-E/SO
Description
14KB Flash, 512B RAM, LCD, 11x10b ADC, EUSART, NanoWatt XLP 28 SOIC .300in TUBE
Manufacturer
Microchip Technology
Series
PIC® XLP™ 16Fr
Datasheet
1.PIC16LF1904-EMV.pdf
(288 pages)
Specifications of PIC16LF1906-E/SO
Core Processor
PIC
Core Size
8-Bit
Speed
20MHz
Connectivity
LIN, UART/USART
Peripherals
Brown-out Detect/Reset, LCD, POR, PWM, WDT
Number Of I /o
25
Program Memory Size
14KB (8K x 14)
Program Memory Type
FLASH
Eeprom Size
-
Ram Size
512 x 8
Voltage - Supply (vcc/vdd)
1.8 V ~ 3.6 V
Data Converters
A/D 11x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 125°C
Package / Case
28-SOIC (0.295", 7.50mm Width)
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
- Current page: 160 of 288
- Download datasheet (3Mb)
PIC16LF1904/6/7
18.1.2
The Asynchronous mode would typically be used in
RS-232 systems. The receiver block diagram is shown
in
and drives the data recovery block. The data recovery
block is actually a high-speed shifter operating at 16
times the baud rate, whereas the serial Receive Shift
Register (RSR) operates at the bit rate. When all 8 or 9
bits of the character have been shifted in, they are
immediately
First-In-First-Out (FIFO) memory. The FIFO buffering
allows reception of two complete characters and the
start of a third character before software must start
servicing the EUSART receiver. The FIFO and RSR
registers are not directly accessible by software.
Access to the received data is via the RCREG register.
18.1.2.1
The EUSART receiver is enabled for asynchronous
operation by configuring the following three control bits:
• CREN = 1
• SYNC = 0
• SPEN = 1
All other EUSART control bits are assumed to be in
their default state.
Setting the CREN bit of the RCSTA register enables the
receiver circuitry of the EUSART. Clearing the SYNC bit
of the TXSTA register configures the EUSART for
asynchronous operation. Setting the SPEN bit of the
RCSTA register enables the EUSART. The programmer
must set the corresponding TRIS bit to configure the
RX/DT I/O pin as an input.
If the RX/DT pin is shared with an analog peripheral the
analog I/O function must be disabled by clearing the
corresponding ANSEL bit.
DS41569A-page 160
Figure
Note 1: If the RX/DT function is on an analog pin,
18-2. The data is received on the RX/DT pin
EUSART ASYNCHRONOUS
RECEIVER
the corresponding ANSEL bit must be
cleared for the receiver to function.
Enabling the Receiver
transferred
to
a
two
character
Preliminary
18.1.2.2
The receiver data recovery circuit initiates character
reception on the falling edge of the first bit. The first bit,
also known as the Start bit, is always a zero. The data
recovery circuit counts one-half bit time to the center of
the Start bit and verifies that the bit is still a zero. If it is
not a zero then the data recovery circuit aborts
character reception, without generating an error, and
resumes looking for the falling edge of the Start bit. If
the Start bit zero verification succeeds then the data
recovery circuit counts a full bit time to the center of the
next bit. The bit is then sampled by a majority detect
circuit and the resulting ‘0’ or ‘1’ is shifted into the RSR.
This repeats until all data bits have been sampled and
shifted into the RSR. One final bit time is measured and
the level sampled. This is the Stop bit, which is always
a ‘1’. If the data recovery circuit samples a ‘0’ in the
Stop bit position then a framing error is set for this
character, otherwise the framing error is cleared for this
character. See
Error”
Immediately after all data bits and the Stop bit have
been received, the character in the RSR is transferred
to the EUSART receive FIFO and the RCIF interrupt
flag bit of the PIR1 register is set. The top character in
the FIFO is transferred out of the FIFO by reading the
RCREG register.
18.1.2.3
The polarity of the receive data can be controlled with
the DTRXP bit of the BAUDCON register. The default
state of this bit is ‘0’ which selects high true receive Idle
and data bits. Setting the DTRXP bit to ‘1’ will invert the
receive data resulting in low true Idle and data bits. The
DTRXP bit controls receive data polarity only in
Asynchronous mode. In Synchronous mode the
DTRXP bit has a different function.
Note:
for more information on framing errors.
If the receive FIFO is overrun, no additional
characters will be received until the overrun
condition is cleared. See
“Receive Overrun Error”
information on overrun errors.
Receiving Data
Receive Data Polarity
Section 18.1.2.5 “Receive Framing
2011 Microchip Technology Inc.
Section 18.1.2.6
for more
Related parts for PIC16LF1906-E/SO
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![PIC16LF1827-I/ML](/photos/6/81/68120/150-28-qfn_tmb.jpg)
Part Number:
Description:
IC, 8BIT MCU, PIC16LF, 32MHZ, QFN-28
Manufacturer:
Microchip Technology
Datasheet:
![PIC16LF1827-I/MV](/photos/12/13/121305/c04-152_mv_tmb.jpg)
Part Number:
Description:
IC, 8BIT MCU, PIC16LF, 32MHZ, QFN-28
Manufacturer:
Microchip Technology
Datasheet:
![PIC16LF1827-I/P](/images/manufacturer_photos/0/4/439/microchip_technology_tmb.jpg)
Part Number:
Description:
IC, 8BIT MCU, PIC16LF, 32MHZ, DIP-18
Manufacturer:
Microchip Technology
Datasheet:
![PIC16LF874A-I/PT](/photos/6/82/68251/c04-076_pt_tmb.jpg)
Part Number:
Description:
IC, 8BIT MCU, PIC16LF, 20MHZ, TQFP-44
Manufacturer:
Microchip Technology
Datasheet:
![PIC16LF1827-I/MQ](/images/manufacturer_photos/0/4/439/microchip_technology_tmb.jpg)
Part Number:
Description:
7 KB Flash, 384 Bytes RAM, 32 MHz Int. Osc, 16 I/0, Enhanced Mid Range Core, Nan
Manufacturer:
Microchip Technology
![PIC16LF1906T-I/SO](/photos/16/12/161267/qfn-28_tmb.jpg)
Part Number:
Description:
14KB Flash, 512B RAM, LCD, 11x10b ADC, EUSART, NanoWatt XLP 28 SOIC .300in T/R
Manufacturer:
Microchip Technology
Datasheet:
![PIC16LF1906T-I/SS](/photos/16/12/161267/qfn-28_tmb.jpg)
Part Number:
Description:
14KB Flash, 512B RAM, LCD, 11x10b ADC, EUSART, NanoWatt XLP 28 SSOP .209in T/R
Manufacturer:
Microchip Technology
Datasheet:
![PIC16LF1906-I/SS](/photos/16/12/161267/qfn-28_tmb.jpg)
Part Number:
Description:
MCU PIC 14KB FLASH XLP 28-SSOP
Manufacturer:
Microchip Technology
![PIC16LF1906-I/SO](/photos/16/12/161267/qfn-28_tmb.jpg)
Part Number:
Description:
MCU PIC 14KB FLASH XLP 28-SOIC
Manufacturer:
Microchip Technology
![PIC16LF1906-I/MV](/photos/16/12/161267/qfn-28_tmb.jpg)
Part Number:
Description:
MCU PIC 512B FLASH XLP 28-UQFN
Manufacturer:
Microchip Technology
![PIC16LF1906-I/SP](/photos/16/12/161267/qfn-28_tmb.jpg)
Part Number:
Description:
MCU PIC 14KB FLASH XLP 28-SPDIP
Manufacturer:
Microchip Technology
![PIC16LF1904-I/MV](/photos/16/3/160374/pdip40_tmb.jpg)
Part Number:
Description:
MCU 7KB FLASH 256B RAM 40-UQFN
Manufacturer:
Microchip Technology
![PIC16LF1904-I/PT](/photos/16/3/160374/pdip40_tmb.jpg)
Part Number:
Description:
MCU 7KB FLASH 256B RAM 44-TQFP
Manufacturer:
Microchip Technology
![PIC16LF1847-I/MV](/photos/16/12/161255/qfn28_tmb.jpg)
Part Number:
Description:
MCU 14KB FLASH 1KB RAM 28-UQFN
Manufacturer:
Microchip Technology
![PIC16LF1907-I/MV](/photos/16/3/160374/pdip40_tmb.jpg)
Part Number:
Description:
MCU PIC 14KB FLASH XLP 40-UQFN
Manufacturer:
Microchip Technology