MIC705MY Micrel Inc, MIC705MY Datasheet - Page 2
![no-image](/images/manufacturer_photos/0/4/434/micrel_inc_sml.jpg)
MIC705MY
Manufacturer Part Number
MIC705MY
Description
P Supervisor, Watchdog Timer, Active-Low, 4.65V VTH, SOIC-08 ( )
Manufacturer
Micrel Inc
Type
Simple Reset/Power-On Resetr
Datasheet
1.MIC705MY.pdf
(7 pages)
Specifications of MIC705MY
Number Of Voltages Monitored
1
Reset
Active Low
Reset Timeout
140 ms Minimum
Voltage - Threshold
4.65V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
8-SOIC (3.9mm Width)
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Output
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
576-2410
MIC705MY
MIC705MY
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MIC705MY
Manufacturer:
MICREL/麦瑞
Quantity:
20 000
MIC705/06/07/08
Pin Configuration
Pin Description
MIC705/06/07/08
Pin Number
MIC705/06
N/A
N/A
1
2
3
4
5
6
7
8
Pin Number
MIC707/08
N/A
N/A
1
2
3
4
5
6
7
8
Pin Name
/RESET
RESET
/WDO
GND
/PFO
VCC
/MR
WDI
N/C
PFI
GND
GND
V
V
MR
PFI
MR
PFI
8-Pin SOIC Package
8-Pin PDIP Package
Pin Function
Manual Reset Input forces /RESET to assert when pulled below 0.8V. An
internal pull-up current of 250µA on this input forces it high when left floating.
this input can also be driven from TTL or CMOS logic.
Primary supply input, +5V
IC ground pin, 0V reference
Power Fail Input. Internally connected to the power fail comparator which
is referenced to 1.25V. The Power Fail Output (/PFO) remains high if PFI
is above 1.25V. PFI should be connected to GND or V
comparator is not used.
Power Fail Output. The power fail comparator is independent of all other
function on this device.
Watch Dog Input. The WDI input monitors microprcessor activity, an internal
watchdog timer resets itself with each transition on the watchdog input. If the
WDIpin is held high or low for longer than the watchog timeout period, /WDO
is forced to active low. the watchdog function can be diabled by floating the
WDI pin.
Not Internally Connected
/RESET is asserted if either V
by low signal on the manual reset input (/MR). /RESET remains asserted for
one reset timeout period (200ms) after V
age or after the manual reset pin transition from low to high. The watchdog
timer will not assert /RESET unless /WDO is connected to /MR
Output for the Watchdog Timer. The watchdog timer resets itself with each
transition o the watchdog input. If the WDI pin is held high or low for longer
than the watchdog timeout period, /WDO is forced low. /WDO will also be
forced low id V
until V
RESET is the compliment of /RESET and is asserted if either V
low the reset threshold voltage or by a low signal on the manual reset input
(/MR). RESET is suitable for microprocessor systems that use active high
reset.
CC
CC
1
2
3
4
1
2
3
4
CC
MIC705
MIC706
MIC707
MIC708
returns to a valid level.
2
CC
is below the reset threshold voltageand will remain low
8
7
6
5
8
7
6
5
RESET
WDO
RESET
WDI
PFO
PFO
RESET
NC
PFO
PFO
CC
goes below the reset threshold voltage or
CC
exceeds the reset threshold volt-
OUT
if the power fail
CC
January 2006
goes be-
Micrel, Inc.