LMH6585VV National Semiconductor, LMH6585VV Datasheet - Page 20

• Manufacturer Part Number: LMH6585VV
• Manufacturer: National Semiconductor

Specifications of LMH6585VV

• Array Configuration: 32x16
• Number Of Arrays: 1
• Screening Level: Industrial
• Pin Count: 144
• Package Type: LQFP
• Power Supply Requirement: Dual
• Lead Free Status / RoHS Status: Supplier Unconfirmed

www.national.com
ADDRESSED PROGRAMMING MODE
Addressed programming mode makes it possible to change
only one output register at a time. To utilize this mode the
mode pin must be High. All other pins function the same as
in serial programming mode except that the word clocked in
is 8 bits and is directed only at the output specified. In ad-
dressed mode the data format is shown in the table titled
Addressed Mode Word Format.
Also illustrated are the timing relationships for the digital pins
in the Timing Diagram for Addressed Mode. It is important to
note that all the pin timing relationships are important, not just
Addressed Mode Word Format
Bit 0 is first bit clocked into device.
Output Address
LSB
0
1
2
MSB
3
Timing Diagram for Addressed Mode
Input Address
LSB
4
20
5
the data and clock pins. One example is that the Chip Select
pin (CS) must transition low before the first rising edge of the
clock signal. This allows the internal timing circuits to syn-
chronize to allow data to be accepted on the next falling edge.
After the final data bit has been clocked in, the chip select pin
must go high, then the clock signal must make at least one
more low to high transition. As shown in the timing diagram,
the Chip Select pin state should always occur while the clock
signal is low. The configure (CFG) pin timing is not so critical,
but it does need to be kept low until all data has been shifted
into the crosspoint registers.
6
7
MSB
8
TRI-
STATE
1 = TRI-
STATE
0 = On
9
30045010