PI90LV211LEX Pericom Semiconductor, PI90LV211LEX Datasheet - Page 3

• Manufacturer Part Number: PI90LV211LEX
• Description: Clock Drivers & Distribution 1:6 LVDS Clock Distribution
• Manufacturer: Pericom Semiconductor
• Type: Clock Driverr

Specifications of PI90LV211LEX

• Number Of Clock Inputs: 2
• Output Logic Level: LVDS
• Operating Supply Voltage (typ): 3.3V
• Package Type: TSSOP
• Signal Type: LVDS/TTL
• Mounting: Surface Mount
• Pin Count: 28
• Mounting Style: SMD/SMT
• Multiply / Divide Factor: 2:1
• Number Of Outputs: /
• Package / Case: TSSOP-28
• Lead Free Status / RoHS Status: Compliant

1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 1 2 3 4 5 6 7 8 9 0 1 2
1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 1 2 3 4 5 6 7 8 9 0 1 2
Switching Characteristics over Recommended Operating Conditions
Notes:
1. Within-Device skew is defined for identical transitions on similar paths through a device.
2. Setup, Hold, and Disable times are all relative to a falling edge on CLK or SCLK.
3. Minimum input swing for which AC parameters are guaranteed. Full DC LVDS output swings will be generated with only 50mV input
4. The range in which the high level of the input swing must fall while meeting the V
5. t
6. t
7. Generator input conditions: t
8. C
9. Generator waveform for all tests unless otherwise specified: f = 25 MHz, Z
C
e S
C
C
P
i D
P
P
H
M
i R
D
M
E
C
C
0 2
S
C
o r
a
r e
C
S
S
C
C
C
W
y
o
a h
o
u
swings.
temperature and V
parameter is guaranteed by design and characterization.
Output Criteria: 60%/40% duty cycle, V
delay and minimum skew, clock input edge rates should not be slower than 1ns/V; control signals not slower than 3ns/V.
N
C
a s
u t
E
L
i n i
e s
L
a
SKIR
SK2R
- t r
l c
. m
C
E
d l
y t
L
L
L
L
L
p
o i
h t i
i x
N
K
L
K
x
–
n
L
K
L
K
K
K
- e
p
g a
b
F /
includes probe and fixture capacitance.
m
o t
K
e n
d
o t
m
i T
K
C
e l
M
o t
D
o t
i T
o t
o t
o t
0 8
u
l l a
is the difference in receiver propagation delay (t
08-0295
P -
t a
o t
r o
D (
S (
is the difference in receiver propagation delay between channels in the same device of any outputs switching in the same direction. This
J
u
c y
- l
m
o t
m
C
e
C -
o
o t
i T
t t i
m
m
C
C
E
C
o t
%
o i
a
E
i v
) f f i
e
e d
C
e l
S
L
i T
N
C
L
t r
e
n I
, )
L
L
m
e c
r e
c y
n
C
C -
C
K
O
L
K
K
L
K
, x
m
D
e
K
L
o t
S
p
L
S
R
D
e p
e l
K
a h
O
S
t u
s e
O
K
e k
C
s i
K
O
C
a
l e
e k
O
Q
a r
U
U
L
J
n
o t
O
n
E
U
S
y a
o t
w
t t i
U
T
K
e g
n
w
T
N
i t
U
t r
T
i w
C
l e
CC
T
±
g n
r e
±
C
T
o i
o t
o t
h
g n
±
±
C (
. The propagation delay specification is a device-to-device worst case over process, voltage, and temperature.
S
r a
L
n
±
F
Q
e k
O
K
L
c a
C (
P
e r
O
K
u
l u
, w
e t
p t
q
L
)
U
e s
e u
K
s i r
t u
a s
T
r
t
f
)
n
S
±
m
c i t
< 1ns, 50% duty cycle, differential (1.10V to 1.35V peak-peak).
y c
e k
e
w
e
d
t (
e g
P
OL
L
H
(max) 0-4V, V
t -
P
H
L
)
PLH
-t
S
OH
V
t
t
t
t
PHL
y
t
t
t
t
t
t
( t i j
S
S
S
t
t
V
t
i j
s
P
P
P
P
P
P
r
m
C
K
K
K
e k
c ( t
t
t
t ,
L
H
H
Z
(min) 2.7V, Load - 7pF (stray plus probes).
L
Z
e p
h
P
s
M
1
1
2
) of one device, and is the duty cycle distortion of the output at any given
H
H
b
Z
L
w
L
Z
) c
P
f
R
R
R
) r
R
l o
3
O
0
M
. 0
–
–
2
2
1
= 50 ohms, t
1
1
1
1 .
8 4
4 2
0 0
0 0
0 5
5 .
5 .
5 .
0 2
. n i
5 2
PP
spec.
1 –
r
T
4
6
1
2
2
2
2
2
2
3
2
1
5 2
0 3
= 1ns, t
y
0 0
0
0 0
0 4
0 5
7 .
7 .
7 .
2 .
6 .
8 .
1 .
5 .
0 0
. p
(unless otherwise noted)
f
= 1ns (35%-65%). To ensure fastest propagation
V
C
M
0
T
T
T
2 1
. 3
+
+
7
C
1
1
4
4
3
3
2
2
8 .
0 6
B
B
B
0 6
8 4
4 2
0 8
0 0
a
8 .
8 .
4 .
4 2
6 .
8 .
8 .
-
0 0
0 0
D
D
D
. x
0
2 .
1:6 Differential Clock
U
M
n
s n
s p
s p
V
H
(8,9)
s t i
Distribution Chip
z
.
PS8535D
PI90LV211
C
i F
i F
o
n
u g
u g
d
7
2
2
2
3
4
5
6
1
e r
e r
t i
o i
10/27/09
6
7
n