XC3S1500-5FGG456C Xilinx Inc, XC3S1500-5FGG456C Datasheet - Page 72
![no-image](/images/no-image-200.jpg)
XC3S1500-5FGG456C
Manufacturer Part Number
XC3S1500-5FGG456C
Description
FPGA Spartan®-3 Family 1.5M Gates 29952 Cells 725MHz 90nm Technology 1.2V 456-Pin FBGA
Manufacturer
Xilinx Inc
Series
Spartan™-3r
Datasheet
1.XC3S50-4VQG100C.pdf
(217 pages)
Specifications of XC3S1500-5FGG456C
Package
456FBGA
Family Name
Spartan®-3
Device Logic Units
29952
Device System Gates
1500000
Maximum Internal Frequency
725 MHz
Typical Operating Supply Voltage
1.2 V
Maximum Number Of User I/os
333
Ram Bits
589824
Number Of Logic Elements/cells
29952
Number Of Labs/clbs
3328
Total Ram Bits
589824
Number Of I /o
333
Number Of Gates
1500000
Voltage - Supply
1.14 V ~ 1.26 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
456-BBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
NANO-SPARTAN - KIT NANOBOARD AND SPARTAN3 DC807-1001 - DAUGHTER CARD XILINX SPARTAN 3
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
XC3S1500-5FGG456C
Manufacturer:
XilinxInc
Quantity:
3 000
Company:
Part Number:
XC3S1500-5FGG456C
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC3S1500-5FGG456C
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Spartan-3 FPGA Family: DC and Switching Characteristics
Table 44: Timing for the IOB Output Path
72
Notes:
1.
2.
3.
Clock-to-Output Times
Propagation Times
Set/Reset Times
T
Symbol
The numbers in this table are tested using the methodology presented in
forth in
This time requires adjustment whenever a signal standard other than LVCMOS25 with 12 mA drive and Fast slew rate is assigned
to the data Output. When this is true, add the appropriate Output adjustment from
For minimums, use the values reported by the Xilinx timing analyzer.
T
T
T
T
IOGSRQ
IOCKP
IOOLP
IOSRP
IOOP
Table 31
When reading from the Output
Flip-Flop (OFF), the time from the
active transition at the OTCLK
input to data appearing at the
Output pin
The time it takes for data to travel
from the IOB’s O input to the
Output pin
The time it takes for data to travel
from the O input through the OFF
latch to the Output pin
Time from asserting the OFF’s SR
input to setting/resetting data at
the Output pin
Time from asserting the Global
Set Reset (GSR) net to
setting/resetting data at the
Output pin
and
Table
34.
Description
www.xilinx.com
LVCMOS25
output drive, Fast slew rate
LVCMOS25
output drive, Fast slew rate
LVCMOS25
output drive, Fast slew rate
Conditions
(2)
(2)
(2)
, 12mA
, 12mA
, 12mA
Table 47
Table
and are based on the operating conditions set
XC3S200
XC3S400
XC3S50
XC3S1000
XC3S1500
XC3S2000
XC3S4000
XC3S5000
XC3S200
XC3S400
XC3S50
XC3S1000
XC3S1500
XC3S2000
XC3S4000
XC3S5000
XC3S200
XC3S400
XC3S50
XC3S1000
XC3S1500
XC3S2000
XC3S4000
XC3S5000
XC3S200
XC3S400
XC3S50
XC3S1000
XC3S1500
XC3S2000
XC3S4000
XC3S5000
46.
Device
All
DS099-3 (v2.5) December 4, 2009
Speed Grade
Max
1.28
1.95
1.28
1.94
1.28
1.95
2.10
2.77
8.07
-5
Product Specification
Max
1.47
2.24
1.46
2.23
1.47
2.24
2.41
3.18
9.28
-4
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
R