BOXD946GZISSL Intel (CPU), BOXD946GZISSL Datasheet - Page 25

no-image

BOXD946GZISSL

Manufacturer Part Number
BOXD946GZISSL
Description
Manufacturer
Intel (CPU)
Datasheet

Specifications of BOXD946GZISSL

Lead Free Status / RoHS Status
Compliant
1.5.4
The Parallel ATA IDE controller has one bus-mastering Parallel ATA IDE interface. The
Parallel ATA IDE interface supports the following modes:
ATA-66 and ATA-100 are faster timings and require a specialized cable to reduce
reflections, noise, and inductive coupling.
The Parallel ATA IDE interface also supports ATAPI devices (such as CD-ROM drives)
and ATA devices. The BIOS supports Logical Block Addressing (LBA) and Extended
Cylinder Head Sector (ECHS) translation modes. The drive reports the transfer rate
and translation mode to the BIOS.
NOTE
For information about
The location of the Parallel ATA IDE connector
Programmed I/O (PIO): processor controls data transfer.
8237-style DMA: DMA offloads the processor, supporting transfer rates of up to
16 MB/sec.
Ultra DMA: DMA protocol on IDE bus supporting host and target throttling and
transfer rates of up to 33 MB/sec.
ATA-66: DMA protocol on IDE bus supporting host and target throttling and
transfer rates of up to 66 MB/sec. ATA-66 protocol is similar to Ultra DMA and is
device driver compatible.
ATA-100: DMA protocol on IDE bus allows host and target throttling. The ATA-100
logic can achieve read transfer rates up to 100 MB/sec and write transfer rates up
to 88 MB/sec.
Parallel IDE Interface
Refer to
Figure 14, page 52
Product Description
25