MAX2064ETM+T Maxim Integrated Products, MAX2064ETM+T Datasheet - Page 15

• Manufacturer Part Number: MAX2064ETM+T
• Description: RF Amplifier MAX2064 EVKit MAX2064 EVKit
• Manufacturer: Maxim Integrated Products

Specifications of MAX2064ETM+T

• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Figure 1. SPI Timing Diagram
Table 1. Control Logic
Each path of the device includes a high-performance
driver with a fixed gain of 24dB. The driver amplifier
circuits are optimized for high linearity for the 50MHz to
1000MHz frequency range.
MICROWIRE is a trademark of National Semiconductor Corp.
Table 2. Operating Modes
RESuLT
AMP1 off
AMP2 on
AMP1 on
AMP2 off
AA_SP
All on
All off
0
1
Controlled by external control voltage
Controlled by on-chip DAC
V
CC
3.3
3.3
3.3
3.3
______________________________________________________________________________________
5
5
5
5
(V)
Dual 50MHz to 1000MHz High-Linearity,
AMP_SET
DAT
CLK
NOTES:
CS
ANALOG ATTENuATOR
0
1
0
1
0
1
0
1
DATA ENTERED ON CLOCK RISING EDGE.
ATTENUATOR REGISTER STATE CHANGE ON CS RISING EDGE.
N = NUMBER OF DATA BITS.
D0 IS AN ADDRESS BIT, D1/DN ARE DATA BITS (WHERE N P 20).
MSB
t
EWS
DN
Driver Amplifier
PD_1
0
0
1
1
0
0
1
1
t
CS
Serial/Analog-Controlled VGA
D(N-1)
PD_2
0
0
0
0
1
1
1
1
The device features an optional +3.3V supply volt-
age operation with reduced linearity performance. The
AMPSET pin needs to be biased accordingly in each
mode, as listed in Table 2. In addition, the driver amplifiers
can be shut down independently to conserve DC power.
See the biasing scheme outlined in Table 2 for details.
The attenuators can be programmed through the 3-wire
SPI/MICROWIREK-compatible serial interface using
5-bit words. Fifty-six bits of data are shifted in MSB first
and are framed by CS. The first 28 bits set the first atten-
uator and the following 28 bits set the second attenuator.
When CS is low, the clock is active and data is shifted on
the rising edge of the clock. When CS transitions high,
the data is latched and the attenuator setting changes
(Figure 1). See Table 3 for details on the SPI data format.
Disabled
Enabled (DAC output voltage shows on A_VCTL__ pins);
DAC uses on-chip voltage reference
D1
t
SPI Interface and Attenuator Settings
CH
Applications Information
t
CW
t
ES
D0
D/A CONVERTER
LSB
t
EW
Operating Modes
15