MAX1471ATJ-C3N Maxim Integrated Products, MAX1471ATJ-C3N Datasheet
MAX1471ATJ-C3N
Specifications of MAX1471ATJ-C3N
Related parts for MAX1471ATJ-C3N
MAX1471ATJ-C3N Summary of contents
Page 1
... Medical Systems Home Automation Local Telemetry Systems Ordering Information PART TEMP RANGE MAX1471ATJ/V+ -40°C to +125°C + Denotes a lead(Pb)-free/RoHS-compliant package. /V denotes an automotive qualified part Exposed pad. ________________________________________________________________ Maxim Integrated Products For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim’ ...
Page 2
Low-Power, 3V/5V ASK/FSK Superheterodyne Receiver ABSOLUTE MAXIMUM RATINGS High-Voltage Supply, HVIN to DGND ......................-0.3V, +6.0V Low-Voltage Supply, AVDD and DVDD to AGND ....-0.3V, +4.0V SCLK, DIO, CS, ADATA, FDATA ...................................(DGND - 0.3V) to (HVIN + 0.3V) All Other Pins............................(AGND ...
Page 3
Low-Power, 3V/5V ASK/FSK Superheterodyne Receiver DC ELECTRICAL CHARACTERISTICS (continued) ( Typical Application Circuit , AVDD DVDD wise noted. Typical values are at V AVDD PARAMETER SYMBOL Input-High Leakage Current Input-Low Leakage Current Input Capacitance VOLTAGE REGULATOR ...
Page 4
Low-Power, 3V/5V ASK/FSK Superheterodyne Receiver AC ELECTRICAL CHARACTERISTICS (continued) ( Typical Application Circuit , AVDD DVDD wise noted. Typical values are at V AVDD PARAMETER SYMBOL ANALOG BASEBAND Maximum Data Filter Bandwidth BW Maximum Data Slicer ...
Page 5
Low-Power, 3V/5V ASK/FSK Superheterodyne Receiver ( Typical Application Circuit , AVDD DVDD SUPPLY CURRENT vs. SUPPLY VOLTAGE 8.0 +125°C +105°C +85°C 7.6 7.2 6.8 +25°C 6.4 -40°C 6.0 2.4 2.7 3.0 3.3 SUPPLY VOLTAGE (V) BIT-ERROR ...
Page 6
Low-Power, 3V/5V ASK/FSK Superheterodyne Receiver ( Typical Application Circuit , AVDD DVDD RSSI AND DELTA vs. IF INPUT POWER MAX1471 toc10 2.1 1.8 RSSI 1.5 1.2 0.9 -0.5 0.6 -1.5 DELTA 0.3 -2.5 0 -3.5 -90 ...
Page 7
Low-Power, 3V/5V ASK/FSK Superheterodyne Receiver ( Typical Application Circuit , AVDD DVDD INPUT IMPEDANCE vs. INDUCTIVE DEGENERATION 315MHz 0nH 70 60 IMAGINARY IMPEDANCE REAL ...
Page 8
Low-Power, 3V/5V ASK/FSK Superheterodyne Receiver PIN NAME 6 XTAL1 1st Crystal Input Analog Power-Supply Voltage for RF Sections. AVDD is connected to an on-chip +3.0V low-dropout 7 AVDD regulator. Decouple to AGND with a 0.1µF capacitor. 8 LNAIN Low-Noise ...
Page 9
Low-Power, 3V/5V ASK/FSK Superheterodyne Receiver LNAOUT 10 8 LNA LNAIN 9 LNASRC 14 AGND DIVIDE XTAL1 CRYSTAL OSCILLATOR 5 XTAL2 PHASE DETECTOR 26 CS SERIAL INTERFACE, 27 CONTROL REGISTERS, DIO AND POLLING TIMER 28 SCLK DVDD ...
Page 10
Low-Power, 3V/5V ASK/FSK Superheterodyne Receiver Detailed Description The MAX1471 CMOS superheterodyne receiver and a few external components provide a complete ASK/FSK receive chain from the antenna to the digital output data. Depending on signal power and component selection, data ...
Page 11
Low-Power, 3V/5V ASK/FSK Superheterodyne Receiver Intermediate Frequency (IF) The IF section presents a differential 330Ω load to pro- vide matching for the off-chip ceramic filter. It contains five AC-coupled limiting amplifiers with a bandpass-fil- ter-type response centered near the ...
Page 12
Low-Power, 3V/5V ASK/FSK Superheterodyne Receiver V DD 3.0V C26 1 DSA DSA+ 3 OPA DFA C14 5 XTAL2 Y1 C15 XTAL1 7 AVDD INPUT LNAIN C7 ...
Page 13
Low-Power, 3V/5V ASK/FSK Superheterodyne Receiver Table 1. Component Values for Typical Application Circuit COMPONENT VALUE FOR 433.92MHz 0.047µ C10 C11 C12 1500pF C14 C15 C21 C22 C23 0.01µF C26 C27 0.047µF ...
Page 14
Low-Power, 3V/5V ASK/FSK Superheterodyne Receiver Table 2. Coefficients to Calculate C F1 and C F2 FILTER TYPE a Butterworth 1.414 (Q = 0.707) Bessel 1.3617 (Q = 0.577) MAX1471 FSK DEMOD 100kΩ DSA+ OPA+ DSF+ OPF ...
Page 15
Low-Power, 3V/5V ASK/FSK Superheterodyne Receiver MAX1471 ADATA FDATA Figure 5. Generating Data-Slicer Threshold Using the Peak Detectors BASEBAND FILTER Figure 6. Peak-Detector Track Enable nect AVDD and DVDD together. In both cases, bypass DVDD and HVIN with a 0.01µF ...
Page 16
Low-Power, 3V/5V ASK/FSK Superheterodyne Receiver Serial Control Interface Communication Protocol The MAX1471 can use a 4-wire interface or a 3-wire interface (default). In both cases, the data input must follow the timing diagrams shown in Figures 8 and 9. ...
Page 17
Low-Power, 3V/5V ASK/FSK Superheterodyne Receiver CS SCLK DIO COMMAND Figure 9. Data Input Diagram CS SCLK DIO READ ADDRESS COMMAND ADATA (IF DOUT_ASK = 1) FDATA (IF DOUT_FSK = ...
Page 18
Low-Power, 3V/5V ASK/FSK Superheterodyne Receiver CS SCLK DIO READ ADDRESS COMMAND CS SCLK DIO READ ADDRESS COMMAND Figure 11. Read Command in 3-Wire Interface Table ...
Page 19
Low-Power, 3V/5V ASK/FSK Superheterodyne Receiver Table 4. Register Summary REGISTER REGISTER NAME A[3:0] 0x0 Power configuration 0x1 Configuration 0x2 Control 0x3 Oscillator frequency Off timer—t OFF 0x4 (upper byte) Off timer—t OFF 0x5 (lower byte) 0x6 CPU recovery timer—t ...
Page 20
Low-Power, 3V/5V ASK/FSK Superheterodyne Receiver Table 5. Register Configuration ADDRESS POWER CONFIGURATION (0x0 CONFIGURATION (0x1 CONTROL (0x2 OSCILLATOR FREQUENCY (0x3 ...
Page 21
Low-Power, 3V/5V ASK/FSK Superheterodyne Receiver Table 6. Power Configuration Register (Address: 0x0) BIT ID BIT NAME LNA_EN LNA enable AGC_EN AGC enable MIXER_EN Mixer enable FSK baseband FSKBB_EN enable FSK peak FSKPD_EN detector enable ASK baseband ASKBB_EN enable ASK ...
Page 22
Low-Power, 3V/5V ASK/FSK Superheterodyne Receiver Table 7. Configuration Register (Address: 0x1) BIT ID BIT NAME X Don’t care GAINSET Gain set FSK accurate FSKCALLSB calibration DOUT_FSK FSKOUT enable DOUT_ASK ASKOUT enable TOFF_PS1 Off-timer prescale TOFF_PS0 Off-timer prescale DRX_MODE Receive ...
Page 23
Low-Power, 3V/5V ASK/FSK Superheterodyne Receiver Table 8. Control Register (Address: 0x2) BIT ID BIT NAME X None AGCLOCK AGC lock X None FSK peak FSKTRK_EN detector track enable ASK peak detector track ASKTRK_EN enable Polling timer POL_CAL_EN calibration enable ...
Page 24
Low-Power, 3V/5V ASK/FSK Superheterodyne Receiver CS DIO t OFF t CPU t RF ADATA OR FDATA Figure 12. DRX Mode Sequence of the MAX1471 Table 10. Off-Timer (t OFF ) Configuration PRESCALE1 PRESCALE0 Table 11. ...
Page 25
Low-Power, 3V/5V ASK/FSK Superheterodyne Receiver Chip Information PROCESS: CMOS ______________________________________________________________________________________ Package Information For the latest package outline information and land patterns www.maxim-ic.com/packages. Note that a “+”, “#”, or “-” in the package code indicates RoHS status only. ...
Page 26
... Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time. 26 ____________________Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 © 2010 Maxim Integrated Products DESCRIPTION Maxim is a registered trademark of Maxim Integrated Products, Inc ...