MAX2391ETI+ Maxim Integrated Products, MAX2391ETI+ Datasheet
![no-image](/images/manufacturer_photos/0/4/417/maxim_integrated_products_sml.jpg)
MAX2391ETI+
Specifications of MAX2391ETI+
Related parts for MAX2391ETI+
MAX2391ETI+ Summary of contents
Page 1
... Handsets PART TEMP RANGE PIN-PACKAGE MAX2390ETI -40°C to +85°C 28 Thin QFN-EP* MAX2391ETI -40°C to +85°C 28 Thin QFN-EP* MAX2391ETI+ -40°C to +85°C 28 Thin QFN-EP* MAX2392ETI -40°C to +85°C 28 Thin QFN-EP* MAX2392ETI+ -40°C to +85°C 28 Thin QFN-EP* MAX2393EGI -40°C to +85°C 28 QFN-EP* -40°C to +85°C ...
Page 2
W-CDMA/W-TDD/TD-SCDMA Zero-IF Receivers ABSOLUTE MAXIMUM RATINGS V to GND ...........................................................-0.3V to +3.6V CC All Other Pins to GND.................................-0. LNA_IN ...........................................................................+15dBm Digital Input Current .........................................................±10mA Digital Output Open-Collector Current .................................1mA Continuous Power Dissipation (T = +70°C) A 28-Pin QFN ...
Page 3
W-CDMA/W-TDD/TD-SCDMA Zero-IF Receivers DC ELECTRICAL CHARACTERISTICS (continued 2.7V to 3.3V (Note 1), G_LNA = G_MXR = V SHDN CC DH output ports are terminated into 50Ω, baseband I and Q outputs loaded with 10kΩ || ...
Page 4
W-CDMA/W-TDD/TD-SCDMA Zero-IF Receivers AC ELECTRICAL CHARACTERISTICS (continued) (Devices tested on their respective evaluation kits (EV kits); LNA input port is driven with a 50Ω source; LNA output port is terminated with 50Ω load, mixer differential input port is driven through ...
Page 5
W-CDMA/W-TDD/TD-SCDMA Zero-IF Receivers AC ELECTRICAL CHARACTERISTICS (continued) (Devices tested on their respective evaluation kits (EV kits); LNA input port is driven with a 50Ω source; LNA output port is terminated with 50Ω load, mixer differential input port is driven through ...
Page 6
W-CDMA/W-TDD/TD-SCDMA Zero-IF Receivers AC ELECTRICAL CHARACTERISTICS (continued) (Devices tested on their respective evaluation kits (EV kits); LNA input port is driven with a 50Ω source; LNA output port is terminated with 50Ω load, mixer differential input port is driven through ...
Page 7
W-CDMA/W-TDD/TD-SCDMA Zero-IF Receivers AC ELECTRICAL CHARACTERISTICS (continued) (Devices tested on their respective evaluation kits (EV kits); LNA input port is driven with a 50Ω source; LNA output port is terminated with 50Ω load, mixer differential input port is driven through ...
Page 8
W-CDMA/W-TDD/TD-SCDMA Zero-IF Receivers (MAX2390 EV kit 2.8V, HGML mode (see CC SUPPLY CURRENT vs. SUPPLY VOLTAGE 40.0 35.0 30 +85° +25° -40°C 25.0 A 20.0 15.0 10.0 5.0 IDLE 0 ...
Page 9
W-CDMA/W-TDD/TD-SCDMA Zero-IF Receivers MAX2390 Typical Operating Characteristics (continued) (MAX2390 EV kit 2.8V, HGML mode (see CC SYNTHESIZER CLOSED-LOOP PHASE NOISE - 1960MHz 2.5mA OSC CP -50 -60 -70 -80 -90 -100 -110 -120 -130 ...
Page 10
W-CDMA/W-TDD/TD-SCDMA Zero-IF Receivers (MAX2391 EV kit 2.8V, HGML mode (see CC SUPPLY CURRENT vs. SUPPLY VOLTAGE HGML MODE +85° +25° -40° IDLE ...
Page 11
W-CDMA/W-TDD/TD-SCDMA Zero-IF Receivers MAX2391 Typical Operating Characteristics (continued) (MAX2391 EV kit 2.8V, HGML mode (see CC SYNTHESIZER CLOSED-LOOP PHASE NOISE - 2140MHz 2.5mA OSC CP -50 -60 -70 -80 -90 -100 -110 -120 -130 ...
Page 12
W-CDMA/W-TDD/TD-SCDMA Zero-IF Receivers (MAX2392 EV kit 2.8V, HGML mode (see CC SUPPLY CURRENT vs. SUPPLY VOLTAGE HGML MODE +25° -40° IDLE 5 0 2.7 2.8 ...
Page 13
W-CDMA/W-TDD/TD-SCDMA Zero-IF Receivers MAX2392 Typical Operating Characteristics (continued) (MAX2392 EV kit 2.8V, HGML mode (see CC VCO f AND k vs. V OSC VCO TUNE MAX2392 toc36 4150 275 4100 250 4050 225 4000 200 3950 175 3900 ...
Page 14
W-CDMA/W-TDD/TD-SCDMA Zero-IF Receivers (MAX2393 EV kit 2.8V, HGML mode (see CC SUPPLY CURRENT vs. SUPPLY VOLTAGE LG MODE +85° +25° -40° IDLE ...
Page 15
W-CDMA/W-TDD/TD-SCDMA Zero-IF Receivers MAX2393 Typical Operating Characteristics (continued) (MAX2393 EV kit 2.8V, HGML mode (see CC SYNTHESIZER CLOSED-LOOP PHASE NOISE - 1910MHz 2.5mA OSC CP -50 -60 -70 -80 -90 -100 -110 -120 -130 ...
Page 16
W-CDMA/W-TDD/TD-SCDMA Zero-IF Receivers (MAX2396 EV kit 2.8V, HGML mode (see CC SUPPLY CURRENT vs. SUPPLY VOLTAGE HGHL MODE -40° +25° +85° ...
Page 17
W-CDMA/W-TDD/TD-SCDMA Zero-IF Receivers (MAX2400 EV kit 2.8V, HGML mode (see CC SUPPLY CURRENT vs. SUPPLY VOLTAGE HGML MODE -40° +25° +85° IDLE ...
Page 18
W-CDMA/W-TDD/TD-SCDMA Zero-IF Receivers MAX2400 Typical Operating Characteristics (continued) (MAX2400 EV kit 2.8V, HGML mode (see CC DEMODULATOR GAIN AND NF vs. V 100 T = -40° +25° +85° ...
Page 19
W-CDMA/W-TDD/TD-SCDMA Zero-IF Receivers (MAX2401 EV kit 2.8V, HGML mode (see CC SUPPLY CURRENT vs. SUPPLY VOLTAGE HGML MODE +85° +25° -40° IDLE ...
Page 20
W-CDMA/W-TDD/TD-SCDMA Zero-IF Receivers MAX2401 Typical Operating Characteristics (continued) (MAX2401 EV kit 2.8V, HGML mode (see CC SYNTHESIZER CLOSED-LOOP PHASE NOISE - 1842.4MHz 2.5mA OSC CP -70 -80 -90 -100 -110 -120 -130 1 10 ...
Page 21
W-CDMA/W-TDD/TD-SCDMA Zero-IF Receivers PIN NAME Supply Pin for I/Q Mixers. This pin must be bypassed to system ground as close to the pin as possible The ground vias for the bypass capacitor should not be shared by any ...
Page 22
W-CDMA/W-TDD/TD-SCDMA Zero-IF Receivers Pin Configuration/Functional Diagram for MAX2396/MAX2400 V CC RF+ RF- BIAS V CC G_LNA LNA_OUT 22 ______________________________________________________________________________________ SERIAL 1 INTERFACE MAX2396 /2 6 MAX2400 TANK /3 7 LNA ...
Page 23
W-CDMA/W-TDD/TD-SCDMA Zero-IF Receivers W-CDMA FDD Receiver Operating Circuit (MAX2390/MAX2391/MAX2401) +2. RF+ RF- BIAS V CC +2.8V G_LNA LNA_OUT Rx Tx (FROM PA) ______________________________________________________________________________________ MAX5383 (6-PIN SOT) (OPTIONAL EXTERNAL AGC DAC, USES 3-WIRE INTERFACE) +2. ...
Page 24
W-CDMA/W-TDD/TD-SCDMA Zero-IF Receivers RF+ RF- BIAS V CC +2.8V G_LNA LNA_OUT Rx TD- SCDMA Tx TD-SCDMA Tx GSM Rx GSM 24 ______________________________________________________________________________________ TD-SCDMA Receiver Operating Circuit (MAX2392) MAX5383 (6-PIN SOT) (OPTIONAL EXTERNAL AGC DAC, USES 3-WIRE ...
Page 25
W-CDMA/W-TDD/TD-SCDMA Zero-IF Receivers RF+ 2 RF- 3 BIAS +2.8V 5 G_LNA 6 LNA_OUT 7 Rx TDD Tx TDD ______________________________________________________________________________________ W-TDD Receiver Operating Circuit (MAX2393) MAX5383 (6-PIN SOT) (OPTIONAL EXTERNAL AGC DAC, USES ...
Page 26
W-CDMA/W-TDD/TD-SCDMA Zero-IF Receivers W-CDMA FDD Receiver Operating Circuit (External Synthesizer) +2. RF+ RF- BIAS V CC +2.8V G_LNA LNA_OUT Rx Tx (FROM PA) 26 ______________________________________________________________________________________ MAX5383 (6-PIN SOT) (OPTIONAL EXTERNAL AGC DAC, USES 3-WIRE INTERFACE) +2. ...
Page 27
W-CDMA/W-TDD/TD-SCDMA Zero-IF Receivers Detailed Description With the exception of the analog-input AGC, all func- tionality of these direct-conversion receivers can be controlled through the 3-wire serial interface (SPI™/QSPI™/MICROWIRE™ compatible). Register Definition All devices in this family have two programmable 20-bit ...
Page 28
W-CDMA/W-TDD/TD-SCDMA Zero-IF Receivers Table 1b. Register Defintion (MAX2396/MAX2400) MSB REGISTER NAME B15 B14 B13 B12 B11 B10 OPCNTRL CONFIG Data shifted in MSB first. X represents a “don’t care.” Set all (RESERVED) bits to 0. Table 2. Power-Up Default Register ...
Page 29
W-CDMA/W-TDD/TD-SCDMA Zero-IF Receivers Table 3. Operation Control Register (OPCNTRL, Address 1011) BIT POWER-UP (B0 = LSB) STATE B11, B10 ...
Page 30
W-CDMA/W-TDD/TD-SCDMA Zero-IF Receivers Table 4. Configuration Register (CONFIG, Address 1111) POWER-UP BIT STATE B11, B10 DC_CANCEL_EN 0 = disables the automatic DC-offset-cancellation circuit B2, ...
Page 31
W-CDMA/W-TDD/TD-SCDMA Zero-IF Receivers Table 5. Power-Down Modes POWER-DOWN MODES SHDN pin is HIGH, SHDN bit is ZERO. All blocks are OFF except serial bus and registers, which retain their values; a LOW on SHDN pin overrides SHDN bit. SHUTDOWN SHDN ...
Page 32
W-CDMA/W-TDD/TD-SCDMA Zero-IF Receivers Applications Information LNA and RFIN Matching The LNA requires a simple two-element 50Ω matching network at the input. Use the layout and matching net- work provided in the EV kit as a reference. The LNA input is ...
Page 33
... Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time. Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 ____________________ 33 © 2005 Maxim Integrated Products ...