XC6SLX45-2FGG484I Xilinx Inc, XC6SLX45-2FGG484I Datasheet - Page 41

no-image

XC6SLX45-2FGG484I

Manufacturer Part Number
XC6SLX45-2FGG484I
Description
FPGA Spartan®-6 Family 43661 Cells 45nm (CMOS) Technology 1.2V 484-Pin FBGA
Manufacturer
Xilinx Inc
Series
Spartan® 6 LXr
Datasheet

Specifications of XC6SLX45-2FGG484I

Package
484FBGA
Family Name
Spartan®-6
Device Logic Cells
43661
Device Logic Units
27288
Number Of Registers
54576
Typical Operating Supply Voltage
1.2 V
Maximum Number Of User I/os
316
Ram Bits
2138112
Package / Case
484-BGA
Mounting Type
Surface Mount
Voltage - Supply
1 V ~ 3.6 V
Operating Temperature
-40°C ~ 100°C
Number Of I /o
316
Number Of Logic Elements/cells
43661
No. Of Logic Blocks
6822
No. Of Macrocells
43661
Family Type
Spartan-6
No. Of Speed Grades
2
Total Ram Bits
2138112
No. Of I/o's
316
Clock Management
DCM, PLL
Core Supply Voltage Range
1.14V
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC6SLX45-2FGG484I
Manufacturer:
XILINX
Quantity:
615
Part Number:
XC6SLX45-2FGG484I
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC6SLX45-2FGG484I
Manufacturer:
XILINX
0
Part Number:
XC6SLX45-2FGG484I
Manufacturer:
XILINX
Quantity:
135
Part Number:
XC6SLX45-2FGG484I
0
CLB Distributed RAM Switching Characteristics (SLICEM Only)
Table 40: CLB Distributed RAM Switching Characteristics (SLICEM Only)
CLB Shift Register Switching Characteristics (SLICEM Only)
Table 41: CLB Shift Register Switching Characteristics
DS162 (v2.0) March 31, 2011
Preliminary Product Specification
Sequential Delays
T
Setup and Hold Times Before/After Clock CLK
T
T
T
T
Sequential Delays
T
Setup and Hold Times Before/After Clock CLK
T
T
T
AS
SHCKO
DS
WS
CECK
REG
WS
CECK
DS
/T
/T
/T
/T
/T
AH
DH
DH
WH
/T
WH
/T
Symbol
Symbol
CKCE
CKCE
Clock to A – D outputs
Clock to A – D outputs (direct output path)
AX – DX or AI – DI inputs to CLK
Address An inputs to clock
WE input to clock
CE input to CLK
Clock to A – D outputs
Clock to A – D outputs (direct output path)
WE input to CLK
CE input to CLK
AX – DX or AI – DI inputs to CLK
Description
Description
www.xilinx.com
Spartan-6 FPGA Data Sheet: DC and Switching Characteristics
–0.08
–0.08
–0.07
1.26
0.96
0.59
0.17
0.28
0.35
0.31
0.31
1.35
1.24
0.20
0.29
0.36
0.07
0.11
-3
-3
–0.08
–0.08
Speed Grade
–0.07
1.55
1.20
0.73
0.22
0.32
0.42
0.37
0.37
Speed Grade
-3N
1.78
1.65
0.24
0.29
0.38
0.09
0.14
-3N
–0.08
–0.08
–0.07
1.55
1.20
0.73
0.22
0.32
0.42
0.37
0.37
1.78
1.65
0.24
0.29
0.38
0.09
0.14
-2
-2
–0.27
–0.27
–0.27
–0.41
2.35
1.87
1.17
0.33
0.26
0.71
0.59
0.59
2.74
2.48
0.29
0.82
0.11
0.23
-1L
-1L
ns, Max
ns, Max
ns, Max
ns, Min
ns, Min
ns, Min
ns, Min
ns, Max
ns, Min
ns, Min
ns, Min
Units
Units
41

Related parts for XC6SLX45-2FGG484I