XC5VLX220T-2FF1738I Xilinx Inc, XC5VLX220T-2FF1738I Datasheet - Page 339

• Manufacturer Part Number: XC5VLX220T-2FF1738I
• Description: FPGA Virtex®-5 Family 221184 Cells 65nm (CMOS) Technology 1V 1738-Pin FCBGA
• Manufacturer: Xilinx Inc
• Series: Virtex™-5 LXTr

Specifications of XC5VLX220T-2FF1738I

• Package: 1738FCBGA
• Family Name: Virtex®-5
• Device Logic Units: 221184
• Typical Operating Supply Voltage: 1 V
• Maximum Number Of User I/os: 680
• Ram Bits: 7815168
• Number Of Logic Elements/cells: 221184
• Number Of Labs/clbs: 17280
• Total Ram Bits: 7815168
• Number Of I /o: 680
• Voltage - Supply: 0.95 V ~ 1.05 V
• Mounting Type: Surface Mount
• Operating Temperature: -40°C ~ 100°C
• Package / Case: 1738-BBGA, FCBGA
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• For Use With: HW-AFX-FF1738-500-G - BOARD DEV VIRTEX 5 FF1738
• Number Of Gates: -
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant

Virtex-5 FPGA User Guide
UG190 (v5.3) May 17, 2010
IDELAYCTRL Timing
IDELAYCTRL Locations
Table 7-12
Table 7-12: IDELAYCTRL Switching Characteristics
As shown in
X-Ref Target - Figure 7-16
IDELAYCTRL modules exist in every I/O column in every clock region. An IDELAYCTRL
module calibrates all the IDELAY modules within its clock region. See
Clocks in Chapter 1
Figure 7-17
F
IDELAYCTRL_REF_PRECISION
T
IDELAYCTRLCO_RDY
IDELAYCTRL_REF
REFCLK
shows the IDELAYCTRL switching characteristics.
RST
RDY
illustrates the relative locations of the IDELAYCTRL modules.
Figure
Figure 7-16: Timing Relationship Between RST and RDY
Symbol
7-16, the Virtex-5 FPGA RST is an edge-triggered signal.
for the definition of a clock region.
www.xilinx.com
REFCLK frequency
REFCLK precision
Reset/Startup to Ready for IDELAYCTRL
Input/Output Delay Element (IODELAY)
T
Description
IDELAYCTRLCO_RDY
Global and Regional
ug190_7_11_041206
339