XC3S1200E-4FTG256C Xilinx Inc, XC3S1200E-4FTG256C Datasheet - Page 133

• Manufacturer Part Number: XC3S1200E-4FTG256C
• Description: FPGA Spartan®-3E Family 1.2M Gates 19512 Cells 572MHz 90nm (CMOS) Technology 1.2V 256-Pin FTBGA
• Manufacturer: Xilinx Inc
• Series: Spartan™-3Er

Specifications of XC3S1200E-4FTG256C

• Package: 256FTBGA
• Family Name: Spartan®-3E
• Device Logic Cells: 19512
• Device Logic Units: 2168
• Device System Gates: 1200000
• Number Of Registers: 17344
• Maximum Internal Frequency: 572 MHz
• Typical Operating Supply Voltage: 1.2 V
• Maximum Number Of User I/os: 190
• Ram Bits: 516096
• Number Of Logic Elements/cells: 19512
• Number Of Labs/clbs: 2168
• Total Ram Bits: 516096
• Number Of I /o: 190
• Number Of Gates: 1200000
• Voltage - Supply: 1.14 V ~ 1.26 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 256-LBGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: 122-1529; XC3S1200E-4FTG256C

Table 94:
DS312-3 (v3.8) August 26, 2009
Product Specification
LVCMOS25 with 12mA Drive and
Single-Ended Standards
LVTTL
LVCMOS33
LVCMOS25
Signal Standard (IOSTANDARD)
Fast Slew Rate to the Following
Convert Output Time from
Output Timing Adjustments for IOB
R
Slow
Slow
Slow
Fast
Fast
Fast
12 mA
16 mA
12 mA
16 mA
12 mA
16 mA
12 mA
16 mA
12 mA
12 mA
2 mA
2 mA
2 mA
2 mA
2 mA
2 mA
4 mA
6 mA
8 mA
4 mA
6 mA
8 mA
4 mA
6 mA
8 mA
4 mA
6 mA
8 mA
4 mA
6 mA
8 mA
4 mA
6 mA
8 mA
Speed Grade
5.20
2.32
1.83
0.64
0.68
0.41
4.80
1.88
1.39
0.32
0.28
0.28
5.08
1.82
1.00
0.66
0.40
0.41
4.68
1.46
0.38
0.33
0.28
0.28
4.04
2.17
1.46
1.04
0.65
3.53
1.65
0.44
0.20
Adjustment
-5
0
Add the
Below
5.29
4.21
5.41
2.41
1.90
0.67
0.70
0.43
5.00
1.96
1.45
0.34
0.30
0.30
1.89
1.04
0.69
0.42
0.43
4.87
1.52
0.39
0.34
0.30
0.30
2.26
1.52
1.08
0.68
3.67
1.72
0.46
0.21
-4
0
Units
www.xilinx.com
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Table 94:
Notes:
1.
2.
LVCMOS25 with 12mA Drive and
LVCMOS18
LVCMOS15
LVCMOS12
HSTL_I_18
HSTL_III_18
PCI33_3
PCI66_3
SSTL18_I
SSTL2_I
Differential Standards
LVDS_25
BLVDS_25
MINI_LVDS_25
LVPECL_25
RSDS_25
DIFF_HSTL_I_18
DIFF_HSTL_III_18
DIFF_SSTL18_I
DIFF_SSTL2_I
Signal Standard (IOSTANDARD)
Fast Slew Rate to the Following
Convert Output Time from
The numbers in this table are tested using the methodology
presented in
set forth in
These adjustments are used to convert output- and
three-state-path times originally specified for the LVCMOS25
standard with 12 mA drive and Fast slew rate to times that
correspond to other signal standards. Do not adjust times that
measure when outputs go into a high-impedance state.
Output Timing Adjustments for IOB
Table
Table 95
Slow
Slow
Slow
Fast
Fast
Fast
77,
Table
DC and Switching Characteristics
and are based on the operating conditions
2 mA
4 mA
6 mA
8 mA
2 mA
4 mA
6 mA
8 mA
2 mA
4 mA
6 mA
2 mA
4 mA
6 mA
2 mA
2 mA
80, and
Table
–0.55
–0.56
–0.48
–0.20
Speed Grade
5.03
3.08
2.39
1.83
3.98
2.04
1.09
0.72
4.49
3.81
2.99
3.25
2.59
1.47
6.36
4.26
0.33
0.53
0.44
0.44
0.24
0.04
0.42
0.53
0.40
0.44
Adjustment
-5
Input Only
Add the
Below
82.
–0.56
–0.20
–0.55
–0.48
5.24
3.21
2.49
1.90
4.15
2.13
1.14
0.75
4.68
3.97
3.11
3.38
2.70
1.53
6.63
4.44
0.34
0.55
0.46
0.46
0.25
0.04
0.42
0.55
0.40
0.44
-4
(Continued)
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
133