M4A5-64/32-10JC LATTICE SEMICONDUCTOR, M4A5-64/32-10JC Datasheet - Page 11
![no-image](/images/manufacturer_photos/0/3/381/lattice_semiconductor_sml.jpg)
M4A5-64/32-10JC
Manufacturer Part Number
M4A5-64/32-10JC
Description
CPLD ispMACH™ 4A Family 2.5K Gates 64 Macro Cells 83.3MHz/118MHz EECMOS Technology 5V 44-Pin PLCC Tube
Manufacturer
LATTICE SEMICONDUCTOR
Datasheet
1.M4A5-6432-10JNC.pdf
(62 pages)
Specifications of M4A5-64/32-10JC
Package
44PLCC
Family Name
ispMACHÂ 4A
Device System Gates
2500
Number Of Macro Cells
64
Maximum Propagation Delay Time
10 ns
Number Of User I/os
32
Typical Operating Supply Voltage
5 V
Maximum Operating Frequency
83.3|118 MHz
Number Of Product Terms Per Macro
20
Re-programmability Support
Yes
Operating Temperature
0 to 70 °C
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
M4A5-64/32-10JC
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Part Number:
M4A5-64/32-10JC
Manufacturer:
LATTICE
Quantity:
20 000
The flip-flop can be configured as a D-type or T-type latch. J-K or S-R registers can be synthesized. The
primary flip-flop configurations are shown in Figure 6, although others are possible. Flip-flop functionality
is defined in Table 8. Note that a J-K latch is inadvisable as it will cause oscillation if both J and K inputs
are HIGH.
e. T-type with programmable T polarity
c. Latch with XOR
a. D-type with XOR
L
T
G
D
AP AR
AP AR
AP AR
Figure 6. Primary Macrocell Configurations
g. Combinatorial with programmable polarity
Q
Q
Q
ispMACH 4A Family
b. D-type with programmable D polarity
d. Latch with programmable D polarity
f. Combinatorial with XOR
D
L
G
AP AR
AP AR
Q
Q
17466G-011
11