LC4128V-75TN144C LATTICE SEMICONDUCTOR, LC4128V-75TN144C Datasheet - Page 39
![no-image](/images/manufacturer_photos/0/3/381/lattice_semiconductor_sml.jpg)
LC4128V-75TN144C
Manufacturer Part Number
LC4128V-75TN144C
Description
CPLD ispMACH® 4000V Family 128 Macro Cells 168MHz EECMOS Technology 3.3V 144-Pin TQFP
Manufacturer
LATTICE SEMICONDUCTOR
Datasheet
1.LC4032V-75TN44C.pdf
(99 pages)
Specifications of LC4128V-75TN144C
Package
144TQFP
Family Name
ispMACH® 4000V
Number Of Macro Cells
128
Maximum Propagation Delay Time
7.5 ns
Number Of User I/os
96
Number Of Logic Blocks/elements
36
Typical Operating Supply Voltage
3.3 V
Maximum Operating Frequency
168 MHz
Number Of Product Terms Per Macro
80
Memory Type
EEPROM
Operating Temperature
0 to 90 °C
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LC4128V-75TN144C
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Part Number:
LC4128V-75TN144C
Manufacturer:
LATTICE
Quantity:
20 000
Lattice Semiconductor
Boundary Scan Waveforms and Timing Specifications
t
t
t
t
t
t
t
t
t
t
t
t
t
t
BTCP
BTCH
BTCL
BTSU
BTH
BRF
BTCO
BTOZ
BTVO
BTCPSU
BTCPH
BTUCO
BTUOZ
BTUOV
Symbol
TCK [BSCAN test] clock cycle
TCK [BSCAN test] pulse width high
TCK [BSCAN test] pulse width low
TCK [BSCAN test] setup time
TCK [BSCAN test] hold time
TCK [BSCAN test] rise and fall time
TAP controller falling edge of clock to valid output
TAP controller falling edge of clock to data output disable
TAP controller falling edge of clock to data output enable
BSCAN test Capture register setup time
BSCAN test Capture register hold time
BSCAN test Update reg, falling edge of clock to valid output
BSCAN test Update reg, falling edge of clock to output disable
BSCAN test Update reg, falling edge of clock to output enable
Parameter
39
ispMACH 4000V/B/C/Z Family Data Sheet
Min.
40
20
20
10
50
10
—
—
—
—
—
—
8
8
Max.
10
10
10
25
25
25
—
—
—
—
—
—
—
—
mV/ns
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns