72V221L15PF Integrated Device Technology (Idt), 72V221L15PF Datasheet - Page 8

• Manufacturer Part Number: 72V221L15PF
• Description: FIFO Mem Sync Dual Depth/Width Uni-Dir 1K x 9 32-Pin TQFP
• Manufacturer: Integrated Device Technology (Idt)

Specifications of 72V221L15PF

• Package: 32TQFP
• Configuration: Dual
• Bus Directional: Uni-Directional
• Density: 9 Kb
• Organization: 1Kx9
• Data Bus Width: 9 Bit
• Timing Type: Synchronous
• Expansion Type: Depth|Width
• Typical Operating Supply Voltage: 3.3 V
• Operating Temperature: 0 to 70 °C

NOTES:
1. Holding WEN2/LD HIGH during reset will make the pin act as a second write enable pin. Holding WEN2/LD LOW during reset will make the pin act as a load enable for the programmable
2. After reset, the outputs will be LOW if OE = 0 and high-impedance if OE = 1.
3. The clocks (RCLK, WCLK) can be free-running during reset.
NOTE:
1. t
(If Applicable)
IDT72V201/72V211/72V221/72V231/72V241/72V251 3.3V CMOS SyncFIFO™
256 x 9, 512 x 9, 1,024 x 9, 2,048 x 9, 4,096 x 9 and 8,192 x 9
WEN2/LD
flag offset registers.
the rising edge of RCLK and the rising edge of WCLK is less than t
EF, PAE
FF, PAF
SKEW1
Q
REN1,
WEN1
REN2
0
D
WEN2/
WCLK
- Q
WEN1
REN1,
RCLK
REN2
0
RS
is the minimum time between a rising RCLK edge and a rising WCLK edge for FF to change during the current clock cycle. If the time between
- D
8
FF
(1)
8
t
SKEW1 (1)
t
t
t
CLKH
t
RSF
RSF
RSF
t
WFF
t
RS
DATA IN VALID
t
t
t
RSS
RSS
RSS
Figure 5. Write Cycle Timing
t
SKEW1
CLK
Figure 4. Reset Timing
, then FF may not change state until the next WCLK edge.
t
CLKL
t
8
t
ENS
ENS
t
DS
COMMERCIAL AND INDUSTRIAL
t
t
t
ENH
DH
ENH
t
t
t
TEMPERATURE RANGES
RSR
RSR
RSR
t
WFF
NO OPERATION
NO OPERATION
OE = 1
OE = 0
COMMERCIAL AND INDUSTRIAL
(2)
TEMPERATURE RANGES
OCTOBER 22, 2008
4092 drw07
4092 drw06