74FCT2244ATSOG Integrated Device Technology (Idt), 74FCT2244ATSOG Datasheet - Page 5

no-image

74FCT2244ATSOG

Manufacturer Part Number
74FCT2244ATSOG
Description
Buffer/Line Driver 8-CH Non-Inverting 3-ST CMOS 20-Pin SOIC Tube
Manufacturer
Integrated Device Technology (Idt)
Datasheet

Specifications of 74FCT2244ATSOG

Package
20SOIC
Logic Family
FCT
Logic Function
Buffer/Line Driver
Number Of Outputs Per Chip
8
Output Type
3-State
Input Signal Type
Single-Ended
Maximum Propagation Delay Time @ Maximum Cl
4.8@5V ns
Typical Quiescent Current
10 uA
Polarity
Non-Inverting
TEST CIRCUITS AND WAVEFORMS
IDT74FCT2244AT/CT
FAST CMOS OCTAL BUFFER/LINE DRIVER
ASYNCHRONOUS CONTROL
SYNCHRONOUS CONTROL
Generator
CLOCK ENABLE
INPUT TRANSITION
INPUT TRANSITION
Pulse
OPPOSITE PHASE
SAME PHASE
PRESET
PRESET
TIMING
CLEAR
CLEAR
INPUT
INPUT
DATA
OUTPUT
V
ETC.
ETC.
Set-Up, Hold, and Release Times
IN
Test Circuits for All Outputs
R
Propagation Delay
T
D.U.T
.
V
t
PLH
t
CC
PLH
t
t
SU
SU
V
OUT
t
REM
t
H
t
t
C
PHL
PHL
50pF
L
t
H
Octal Link
500W
500W
Octal Link
Octal Link
3V
1.5V
0V
V
1.5V
V
3V
1.5V
0V
7.0V
3V
1.5V
0V
3V
1.5V
0V
3V
1.5V
0V
3V
1.5V
0V
OH
OL
5
SWITCH POSITION
DEFINITIONS:
C
R
NOTES:
1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate ≤ 1.0MHz; t
L
T
NORMALLY
NORMALLY
= Load capacitance: includes jig and probe capacitance.
= Termination resistance: should be equal to Z
CONTROL
HIGH-LOW-HIGH
LOW-HIGH-LOW
OUTPUT
OUTPUT
INPUT
HIGH
All Other Tests
LOW
Disable Low
Enable Low
Open Drain
Test
PULSE
PULSE
SWITCH
CLOSED
SWITCH
OPEN
ENABLE
t
t
Enable and Disable Times
PZH
PZL
Pulse Width
INDUSTRIAL TEMPERATURE RANGE
1.5V
1.5V
3.5V
0V
t
PHZ
OUT
t
W
DISABLE
F
≤ 2.5ns; t
of the Pulse Generator.
t
PLZ
Switch
Closed
Open
R
0.3V
0.3V
Octal Link
≤ 2.5ns.
Octal Link
3V
1.5V
0V
3.5V
0V
V
V
OL
OH
1.5V
1.5V

Related parts for 74FCT2244ATSOG