PEX 8604-BA50BC G PLX Technology, PEX 8604-BA50BC G Datasheet

PEX 8604-BA50BC G

Manufacturer Part Number

PEX 8604-BA50BC G

Description

PCI Express Switch 196-Pin BGA

Manufacturer

PLX Technology

Datasheet

1.PEX8604BA-AIC1U1DRDK.pdf (4 pages)

Specifications of PEX 8604-BA50BC G

Package

196BGA

Current page: 1 of 4
Download datasheet (852Kb)

Features

PEX 8604 General Features

o 4-lane PCI Express switch

o Up to 4 configurable ports

o 15 x 15mm

o Typical Power: 1.29 Watts

PEX 8604 Key Features

o Standards Compliant

o High Performance

o Dual-Host & Fail-Over Support

o Flexible Configuration

o PCI Express Power Management

o Spread Spectrum Clock Isolation

o Quality of Service (QoS)

o Reliability, Availability, Serviceability

- Integrated 5.0 GT/s SerDes

- PCI Express Base Specification r2.0

- PCI Power Management Spec r1.2

- Microsoft Vista Compliant

- Supports Access Control Services

- Dynamic link-width control

- Non-blocking internal architecture

- Full line rate on all ports

- Cut-Thru latency: 190ns

- 2KB max payload size

- Read Pacing

- Dual Cast

- Configurable Non-Transparent port

- Moveable upstream port

- Crosslink port capability on all ports

- 4 flexible & configurable ports

- Configurable with strapping pins,

- Lane and polarity reversal

- Link power management states: L0, L0s,

- Device states: D0 and D3

- Dual clock domain

- Two Virtual Channels (VC) per port

- Eight Traffic Classes per port

- Weighted Round-Robin Port & VC

- All ports Hot-Plug capable thru I

- ECRC & Poison bit support

- Data path protection

- Memory (RAM) error correction

- Advanced Error Reporting support

- Port Status bits and GPIO available

- Per port error diagnostics

- Performance monitoring

- JTAG AC/DC boundary scan

- Fatal Error (FATAL_ERR#) output signal

(Backwards compatible with PCIe

r1.0a/1.1)

(intelligent bandwidth allocation)

(NTB)

(x1 or x2)

EEPROM, I

L1, L2/L3 Ready, and L3

Arbitration

(Hot-Plug Controller on every port)

(per port payload & header counters)

INTA# output signal

Version 1.3 2010

, 196-ball PBGA

C, or Host software

hot

The ExpressLane

enabling users to add scalable high bandwidth non-blocking interconnection to a

wide variety of applications including control plane applications, consumer

applications and embedded systems. The PEX 8604 is well suited for fan-out,

peer-to-peer, and intelligent I/O module applications

Low Packet Latency & High Performance

The PEX 8604 architecture supports packet cut-thru with a maximum latency of

190ns in x1 to x1 configuration. This, combined with low power consumption and

non-blocking internal switch architecture, provides full line rate on all ports for low-

power applications such as consumer and embedded. The low latency enables

applications to achieve high throughput and performance. In addition to low latency,

the device supports a max payload size of 2048 bytes, enabling the user to achieve

even higher throughout

Data Integrity

The PEX 8604 provides end-to-end CRC protection (ECRC) and Poison bit support

to enable designs that require guaranteed error-free packets. PLX also supports

data path parity and memory (RAM) error correction as packets pass through the

switch

Dual-Host and Fail-Over Support

The PEX 8604 supports full non-transparent bridging (NTB) functionality to allow

implementation of multi-host systems and intelligent I/O modules in applications

which require redundancy support such as select embedded applications.

Non-transparent bridges allow systems to isolate host memory domains by

presenting the processor subsystem as an endpoint rather than another memory

system. Base address registers are used to translate addresses, doorbell registers are

used to send interrupts between the address domains, and scratchpad registers are

accessible from both address domains to allow inter-processor communication

Interoperability

The PEX 8604 is designed to be fully compliant with the PCI Express Base

Specification r2.0 and is backwards compatible to PCI Express Base Specification

r1.1 and r1.0a. Additionally each port supports auto-negotiation and polarity

reversal. Furthermore, the PEX 8604 is designed for Microsoft Vista compliance.

All PLX switches undergo thorough interoperability testing in PLX’s

Interoperability Lab and compliance testing at the PCI-SIG plug-fest to ensure

compatibility with PCI Express devices in the market.

Device Operation Configuration Flexibility

The PEX 8604 provides several ways to configure its operations. The device can be

configured through strapping pins, I

optional serial EEPROM. This allows for easy debug during the development phase

and functional monitoring during the operation phase

Flexible & Versatile 4-lane 4-port PCI Express

PEX 8604

™

PEX 8604 device offers PCI Express switching capability

C interface, CPU configuration cycles and/or an

Switch

Related parts for PEX 8604-BA50BC G

PEX 8604-BA50BC G Summary of contents

Page 1

... Interoperability The PEX 8604 is designed to be fully compliant with the PCI Express Base Specification r2.0 and is backwards compatible to PCI Express Base Specification r1.1 and r1.0a. Additionally each port supports auto-negotiation and polarity reversal. Furthermore, the PEX 8604 is designed for Microsoft Vista compliance. All PLX switches undergo thorough interoperability testing in PLX’ ...

Page 2

... PCI Express link that needs to be fanned into a larger number of smaller ports for a variety of I/O functions, each with different bandwidth requirements. In this example, the PEX 8604 would typically have a 1-lane upstream port, and three downstream ports. The downstream ports provide x1 PCI Express connectivity to the endpoints. ...

Page 3

... CPU. The PEX 8604 non-transparent port allows the two CPUs to be isolated but communicate with each other through various registers that are designed in the PEX 8604 for that purpose. The host CPU can dynamically re-assign both the upstream port and the non-transparent port of PEX 8604 allowing the system to be reconfigured ...

Page 4

... RDK The PEX 8604RDK is a hardware module containing the PEX 8604 which plugs right into your system (Figure 8). The PEX 8604RDK hardware module can be installed in a motherboard, used as a riser card, or configured as a bench-top board. The PEX 8604RDK can be used to test and validate customer software ...

Related keywords

PEX 8604-BA50BC G datasheet
PEX 8604-BA50BC G data sheet
PEX 8604-BA50BC G pdf datasheet
PEX 8604-BA50BC G component
PEX 8604-BA50BC G part
PEX 8604-BA50BC G distributor
PEX 8604-BA50BC G RoHS
PEX 8604-BA50BC G datasheet download