74ACT163M STMicroelectronics, 74ACT163M Datasheet

Counter ICs 4-Bit Binary Counter

74ACT163M

Manufacturer Part Number
74ACT163M
Description
Counter ICs 4-Bit Binary Counter
Manufacturer
STMicroelectronics
Datasheet

Specifications of 74ACT163M

Logic Family
74ACT
Number Of Bits
4
Counting Method
Synchronous
Counting Sequence
Up
Mounting Style
SMD/SMT
Package / Case
SO-16
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
74ACT163MTR
Manufacturer:
ST
0
DESCRIPTION
The 74ACT163 is an advanced high-speed CMOS
SYNCRONOUS
fabricated with sub-micron silicon gate and
double-layer metal wiring C
4 bit binary counter with Synchronous Clear.
The circuit have four fundamental modes of
operation, in order of preference: synchronous
reset, parallel load, count-up and hold. Four
control inputs, Master Reset (CLEAR), Parallel
Enable Input (LOAD), Count Enable Input (PE)
and Count Enable Carry Input (TE), determine the
mode of operation as shown in the Truth Table. A
LOW signal on CLEAR overrides counting and
PIN CONNECTION AND IEC LOGIC SYMBOLS
April 2001
HIGH SPEED:
f
LOW POWER DISSIPATION:
I
COMPATIBLE WITH TTL OUTPUTS
V
50 TRANSMISSION LINE DRIVING
CAPABILITY
SYMMETRICAL OUTPUT IMPEDANCE:
|I
BALANCED PROPAGATION DELAYS:
t
OPERATING VOLTAGE RANGE:
V
PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 163
IMPROVED LATCH-UP IMMUNITY
MAX
CC
PLH
OH
IH
CC
= 8 A(MAX.) at T
= 2V (MIN.), V
| = I
(OPR) = 4.5V to 5.5V
= 250MHz (TYP.) at V
t
PHL
OL
= 24mA (MIN)
SYNCHRONOUS PRESETTABLE 4-BIT COUNTER
PRESETTABLE
IL
= 0.8V (MAX.)
A
=25°C
2
MOS tecnology. It is a
CC
= 5V
COUNTER
ORDER CODES
parallel loading and sets all outputs on LOW state
on the next rising edge of CLOCK . A LOW signal
on
information on Parallel Data inputs to be loaded
into the flip-flop on the next rising edge of CLOCK.
With LOAD and CLEAR HIGH, PE and TE permit
counting when both are HIGH. Conversely, a
LOW signal on either PE and TE inhibits counting.
The device is designed to interface directly High
Speed CMOS systems with TTL, NMOS and
CMOS output voltage levels.
All inputs and outputs are equipped with
protection circuits against static discharge, giving
them 2KV ESD immunity and transient excess
voltage.
PACKAGE
TSSOP
LOAD
SOP
DIP
DIP
overrides
74ACT163M
74ACT163B
TUBE
SOP
counting
74ACT163
74ACT163MTR
74ACT163TTR
and
TSSOP
T & R
allows
1/13

Related parts for 74ACT163M

74ACT163M Summary of contents

Page 1

... Speed CMOS systems with TTL, NMOS and CMOS output voltage levels. All inputs and outputs are equipped with protection circuits against static discharge, giving them 2KV ESD immunity and transient excess voltage. 74ACT163 SOP TSSOP TUBE T & R 74ACT163B 74ACT163M 74ACT163MTR 74ACT163TTR overrides counting and allows 1/13 ...

Page 2

INPUT AND OUTPUT EQUIVALENT CIRCUIT TRUTH TABLE INPUTS CLEAR LOAD Don’t Care Logic level ...

Page 3

TIMING CHART 74ACT163 3/13 ...

Page 4

ABSOLUTE MAXIMUM RATINGS Symbol V Supply Voltage Input Voltage Output Voltage Input Diode Current Output Diode Current Output Current ...

Page 5

DC SPECIFICATIONS Symbol Parameter V (V) V High Level Input 4.5 IH Voltage 5.5 V Low Level Input 4.5 IL Voltage 5.5 V High Level Output 4.5 OH Voltage 5.5 4.5 5.5 V Low Level Output 4.5 OL Voltage 5.5 ...

Page 6

AC ELECTRICAL CHARACTERISTICS (C Symbol Parameter V ( Propagation Delay 4.5 PLH PHL Time CLOCK Propagation Delay 4.5 PLH PHL Time CLOCK to CARRY OUT t t Propagation Delay 4.5 PLH PHL Time ...

Page 7

CAPACITIVE CHARACTERISTICS Symbol Parameter V (V) C Input Capacitance 5 Power Dissipation PD Capacitance (note 5 defined as the value of the IC’s internal equivqlent capacitance which is calculated from the operating current consumption ...

Page 8

WAVEFORM 2: PROPAGATION DELAYS CLEAR MODE (f=1MHz; 50% duty cycle) WAVEFORM 3: PROPAGATION DELAYS PRESET MODE (f=1MHz; 50% duty cycle) 8/13 ...

Page 9

WAVEFORM 4: PROPAGATION DELAYS COUNTABLE MODE (f=1MHz; 50% duty cycle) WAVEFORM 5: PROPAGATION DELAYS CASCADE MODE (f=1MHz; 50% duty cycle) 74ACT163 9/13 ...

Page 10

Plastic DIP-16 (0.25) MECHANICAL DATA DIM. MIN. a1 0. 10/13 mm TYP. MAX. MIN. 0.020 1.65 0.030 0.5 0.25 20 8.5 2.54 17.78 7.1 5.1 3.3 1.27 ...

Page 11

SO-16 MECHANICAL DATA mm DIM. MIN. TYP 0 0.35 b1 0. 9.8 E 5.8 e 1.27 e3 8.89 F 3.8 G 4 inch MAX. MIN. TYP. 1.75 0.2 ...

Page 12

DIM. MIN 0.05 A2 0.85 b 0.19 c 0.09 D 4.9 E 6. PIN 1 IDENTIFICATION 1 12/13 TSSOP16 MECHANICAL DATA mm TYP. MAX. 1.1 ...

Page 13

... No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied ...

Related keywords