LAN8720AI-CP-TR SMSC, LAN8720AI-CP-TR Datasheet - Page 40

• Manufacturer Part Number: LAN8720AI-CP-TR
• Description: Ethernet ICs 10/100 Ethernet XCVR w/HP AutoMDIXSupport
• Manufacturer: SMSC

Specifications of LAN8720AI-CP-TR

• Product: Ethernet Transceivers
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Revision 1.2 (11-10-10)
3.8.7
3.8.8
3.8.8.1
3.8.8.2
Ethernet
10/100
MAC
Link Integrity Test
The device performs the link integrity test as outlined in the IEEE 802.3u (Clause 24-15) Link Monitor
state diagram. The link status is multiplexed with the 10Mbps link status to form the
the
The DSP indicates a valid MLT-3 waveform present on the RXP and RXN signals as defined by the
ANSI X3.263 TP-PMD standard, to the Link Monitor state-machine, using the internal DATA_VALID
signal. When DATA_VALID is asserted, the control logic moves into a Link-Ready state and waits for
an enable from the auto-negotiation block. When received, the Link-Up state is entered, and the
Transmit and Receive logic blocks become active. Should auto-negotiation be disabled, the link
integrity logic moves immediately to the Link-Up state when the DATA_VALID is asserted.
To allow the line to stabilize, the link integrity logic will wait a minimum of 330 μsec from the time
DATA_VALID is asserted until the Link-Ready state is entered. Should the DATA_VALID input be
negated at any time, this logic will immediately negate the Link signal and enter the Link-Down state.
When the 10/100 digital block is in 10BASE-T mode, the link status is derived from the 10BASE-T
receiver logic.
Loopback Operation
The device may be configured for near-end loopback and far loopback. These loopback modes are
detailed in the following subsections.
Near-end Loopback
Near-end loopback mode sends the digital transmit data back out the receive data signals for testing
purposes, as indicated by the blue arrows in
setting the
is operational in near-end loopback mode because data is routed through the PCS and PMA layers
into the PMD sublayer before it is looped back. The transmitters are powered down regardless of the
state of TXEN.
Far Loopback
This special test mode is only available when operating in RMII mode.
Far loopback is a special test mode for MDI (analog) loopback as indicated by the blue arrows in
Figure
Basic Status Register
3.14. The far loopback mode is enabled by setting the
TXD
Loopback
RXD
Figure 3.12 Near-end Loopback Block Diagram
Digital
bit of the
Ethernet Transceiver
and to drive the LINK LED (LED1).
SMSC
Basic Control Register
DATASHEET
Analog
40
Figure
Small Footprint RMII 10/100 Ethernet Transceiver with HP Auto-MDIX Support
X
X
3.12. The near-end loopback mode is enabled by
to “1”. A large percentage of the digital circuitry
TX
RX
FARLOOPBACK
XFMR
SMSC LAN8720A/LAN8720Ai
CAT-5
Link Status
bit of the
Datasheet
Mode
bit in