DS1110LE-100 Maxim Integrated Products, DS1110LE-100 Datasheet - Page 6
![no-image](/images/manufacturer_photos/0/4/417/maxim_integrated_products_sml.jpg)
DS1110LE-100
Manufacturer Part Number
DS1110LE-100
Description
Delay Lines / Timing Elements 3V 10-Tap Silicon De p Silicon Delay Line
Manufacturer
Maxim Integrated Products
Datasheet
1.DS1110LE-100TR.pdf
(7 pages)
Specifications of DS1110LE-100
Function
Active Tapped Delay Line
Supply Voltage (min)
2.7 V
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Supply Voltage (max)
3.6 V
Package / Case
TSSOP-14
Period: The time elapsed between the leading edge of
the first pulse and the leading edge of the following pulse.
t
between the 1.5V point on the leading edge and the
1.5V point on the trailing edge, or the 1.5V point on the
trailing edge and the 1.5V point on the leading edge.
t
20% and the 80% point on the leading edge of the
input pulse.
t
80% and the 20% point on the trailing edge of the input
pulse.
3V 10-Tap Silicon Delay Line
Figure 3. Test Circuit
6
RISE
FALL
WI
______________________________________________________________________
(Pulse Width): The elapsed time on the pulse
(Input Rise Time): The elapsed time between the
(Input Fall Time): The elapsed time between the
GENERATOR
DEVICE UNDER TEST
PULSE
Terminology
CONTROL UNIT
t
the 1.5V point on the leading edge of the input pulse
and the 1.5V point on the leading edge of any tap out-
put pulse.
t
the 1.5V point on the trailing edge of the input pulse
and the 1.5V point on the trailing edge of any tap out-
put pulse.
Figure 3
measuring the timing parameters on the DS1110L. A
precision pulse generator under software control pro-
duces the input waveform. Time delays are measured
by a time interval counter (20ps resolution) connected
VHF SWITCH
PLH
PHL
(Time Delay, Falling): The elapsed time between
(Time Delay Rising): The elapsed time between
Z0 = 50Ω
illustrates the hardware configuration used for
START
STOP
Test Setup Description
INTERVAL
COUNTER
TIME