SL18860DC Silicon Laboratories Inc, SL18860DC Datasheet - Page 2

no-image

SL18860DC

Manufacturer Part Number
SL18860DC
Description
Clock Buffer Lo phase jitter TCXO distribution buffer
Manufacturer
Silicon Laboratories Inc
Datasheet

Specifications of SL18860DC

Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Pin Description
Pin Configuration
Rev 1.7, December 16 , 2010
Number
Pin
10
1
2
3
4
5
6
7
8
9
(Input)
OE1
0
1
1
1
Pin Name
CLKOUT1
CLKOUT2
CLKOUT3
OE_OSC
CLKIN
VDD
VSS
OE3
OE1
OE2
(Input)
OE2
Table 1. Truth Table for OE1/2/3, OE_OSC and CLKOUT1/2/3
0
0
1
1
Pin Type
Output
Output
Output
Output
Power
Power
Input
Input
Input
Input
(Input)
OE_OSC
OE3
10-Pin TDFN Package Pinout
0
0
0
1
CLKIN
VDD
VSS
OE3
Power supply ground.
2.25 to 3.65V or 1.8V +/-5% positive power supply
External clock input pin. VSS to VDD CMOS level.
Crystal oscillator enable pin. If OE1=OE2=OE3=0 then OE_OSC=0.
OE_OSC=1 for all the other OE1/2/3 logic states.
Output enable pin for CLKOUT3. The input has 150kΩ-typ on-chip pull-
down resistor.
Output enable pin for CLKOUT1. The input has 150kΩ-typ on-chip pull-
down resistor.
Output enable pin for CLKOUT2. The input has 150kΩ-typ on-chip pull-
down resistor.
Clock output-1. Clock frequency is the same as CLKIN.
Clock output-2. Clock frequency is the same as CLKIN.
Clock output-3. Clock frequency is the same as CLKIN.
2
3
4
OE_OSC
1
5
(Output)
0
1
1
1
CLKOUT1
CLOCK
CLOCK
CLOCK
Hi-Z
10
6
9
8
7
Pin Description
OE2
OE1
CLKOUT3
CLKOUT2
CLKOUT1
CLKOUT2
CLOCK
CLOCK
Hi-Z
Hi-Z
CLKOUT3
SL18860DC
CLOCK
Hi-Z
Hi-Z
Hi-Z
Page 2 of 12

Related parts for SL18860DC