MCP79400T-I/MNY Microchip Technology, MCP79400T-I/MNY Datasheet - Page 16
![no-image](/images/manufacturer_photos/0/4/439/microchip_technology_sml.jpg)
MCP79400T-I/MNY
Manufacturer Part Number
MCP79400T-I/MNY
Description
Real Time Clock I2C GP RTCC 64B SRAM ID
Manufacturer
Microchip Technology
Series
-r
Type
Clock/Calendarr
Datasheet
1.MCP79401T-IMNY.pdf
(38 pages)
Specifications of MCP79400T-I/MNY
Features
Alarm, Leap Year, SRAM
Memory Size
64B
Time Format
HH:MM:SS (12/24 hr)
Date Format
YY-MM-DD-dd
Interface
I²C
Voltage - Supply
1.8 V ~ 5.5 V
Voltage - Supply, Battery
1.3 V ~ 5.5 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
8-WFDFN Exposed Pad
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
MCP7940X
5.0
The MCP7940X has both on-board Unique ID memory
and battery-backed SRAM. The SRAM is arranged as
64 x 8 bytes and is retained when the V
5.1
FIGURE 5-1:
FIGURE 5-2:
The 64 bytes of user SRAM are at location 0x20h and
can be accessed during an RTCC update. Upon POR
the SRAM will be in an undefined state.
Writing to the SRAM and RTCC is accomplished in a
similar way to writing to the EEPROM (as described
later in this document) with the following consider-
ations:
• There is no page. The entire 64 bytes of SRAM or
• The SRAM allows an unlimited number of read/
• The RTCC and SRAM are not accessible when
• The RTCC and SRAM are separate blocks. The
• Read and write access is limited to either the
• Data written to the RTCC and SRAM are on a per
DS25009A-page 16
32 bytes of RTCC register can be written in one
command.
write cycles with no cell wear out.
the device is running on the external V
SRAM array may be accessed during an RTCC
update.
RTCC register block or the SRAM array. The
Address Pointer will rollover to the start of the
addressed block.
byte basis.
ON BOARD MEMORY
SRAM
BUS ACTIVITY
MASTER
SDA LINE
BUS ACTIVITY
SRAM/RTCC BYTE WRITE
SRAM/RTCC MULTIPLE BYTE WRITE
BUS ACTIVITY
MASTER
SDA LINE
BUS ACTIVITY
S
T
A
R
T
S 1 1 0 1
CONTROL
BYTE
1 1 1
BAT
S 1 1 0 1
S
T
A
R
T
CC
0
.
supply is
A
C
K
CONTROL
x
BYTE
ADDRESS
1 1 1
BYTE
0
A
C
K
x
ADDRESS
A
C
K
removed, provided the V
enabled. The Unique ID is nonvolatile memory and
does not require the V
BYTE
Note:
DATA BYTE 0
Entering an address past 5F for an SRAM
operation will result in the MCP7940X not
acknowledging the address.
A
C
K
A
C
K
DATA
BAT
2011 Microchip Technology Inc.
DATA BYTE N
BAT
supply for retention.
A
C
K
supply is present and
S
T
O
P
P
A
C
K
S
T
O
P
P