CS8427-CSZR Cirrus Logic Inc, CS8427-CSZR Datasheet - Page 28
![no-image](/images/manufacturer_photos/0/1/141/cirrus_logic_inc_sml.jpg)
CS8427-CSZR
Manufacturer Part Number
CS8427-CSZR
Description
Audio DSPs IC 96 kHz Digital Audio Transceiver
Manufacturer
Cirrus Logic Inc
Datasheet
1.CS8427-DZZ.pdf
(60 pages)
Specifications of CS8427-CSZR
Operating Temperature Range
- 10 C to + 70 C
Mounting Style
SMD/SMT
Package / Case
SOIC-28
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
11. CONTROL PORT REGISTER BIT DEFINITIONS
11.1 Control 1 (01h)
SWCLK - Controls output of OMCK on RMCK when PLL loses lock
VSET - Transmitted Validity bit level
MUTESAO - Mute control for the serial audio output port
MUTEAES - Mute control for the AES transmitter output
INT1:INT0 - Interrupt output pin (INT) control
TCBLD - Transmit Channel Status Block pin (TCBL) direction specifier
11.2 Control 2 (02h)
HOLD1:HOLD0 - Determine how received audio sample is affected when a receiver error occurs
RMCKF - Select recovered master clock output pin frequency.
28
SWCLK
7
7
0
Default = ‘0’
0 - RMCK default function
1 - OMCK output on RMCK pin
Default = ‘0’
0 - Indicates data is valid, linear PCM audio data
1 - Indicates data is invalid or not linear PCM audio data
Default = ‘0’
0 - Not Muted
1 - Muted
Default = ‘0’
0 - Not Muted
1 - Muted
Default = ‘00’
00 - Active high; high output indicates interrupt condition has occurred
01 - Active low, low output indicates an interrupt condition has occurred
10 - Open drain, active low. Requires an external pull up resistor on the INT pin.
11 - Reserved
Default = ‘0’
0 - TCBL is an input
1 - TCBL is an output
Default = ‘00’
00 - Hold the last valid audio sample
01 - Replace the current audio sample with 00 (mute)
10 - Do not change the received audio sample
11 - Reserved
Default = ‘0’
0 - RMCK is equal to 256 * Fsi
1 - RMCK is equal to 128 * Fsi
HOLD1
VSET
6
6
MUTESAO
HOLD0
5
5
MUTEAES
RMCKF
4
4
MMR
3
0
3
MMT
INT1
2
2
MMTCS
INT0
1
1
CS8427
MMTLR
DS477F5
TCBLD
0
0