ADNB-6001-EV Avago Technologies US Inc., ADNB-6001-EV Datasheet - Page 21
![OPT SENS BUNDLE W/A-6000 RL CLIP](/photos/26/56/265696/adnb-6001-ev_wht_sml.jpg)
ADNB-6001-EV
Manufacturer Part Number
ADNB-6001-EV
Description
OPT SENS BUNDLE W/A-6000 RL CLIP
Manufacturer
Avago Technologies US Inc.
Specifications of ADNB-6001-EV
Description/function
Laser Mouse Bundle
Interface Type
SPI
Product
Display Modules
Touch Panel
No Touch Panel
For Use With/related Products
ADNS-6000
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Notes on Power-up and the serial port
Reset Circuit
The ADNS-6000 does not perform an internal power up
self-reset; the reset pin must be raised and lowered to
reset the chip. This should be done every time power is
applied. During power-up there will be a period of time
after the power supply is high but before any clocks are
available. The table below shows the state of the various
pins during power-up and reset when the RESET pin is
driven high by a micro-controller.
Power Down Circuit
The following table lists the pin states during power
down.
The chip is put into the power down (PD) mode by
lowering the NPD input. When in PD mode, the oscilla-
tor is stopped but all register contents are retained. To
achieve the lowest current state, all inputs must be held
externally within 200mV of a rail, either ground or VDD3.
The chip outputs are driven low or hi-Z during PD to
prevent current consumption by an external load.
21
Pin
SPI pullups
NCS
MISO
SCLK
MOSI
XY_LASER
RESET
NPD
LASER_NEN
Pin
SPI pullups
NCS
MISO
SCLK
MOSI
XY_LASER
RESET
NPD
REFC
OSC_IN
OSC_OUT
LASER_NEN
State of Signal Pins During Power Down
State of Signal Pins After VDD is Valid
Before
Reset
undefined
hi-Z
control
functional
driven or
hi-Z
(per NCS)
undefined
undefined
undefined
functional
undefined
undefined
NPD low
off
hi-Z control
functional
low or hi-Z
(per NCS)
ignored
ignored
high (off )
functional
low
(driven externally)
V
low
high
high (off )
DD3
During Reset
off
hi-Z control
functional
driven or
hi-Z
(per NCS)
ignored
ignored
hi-Z
high
(externally
driven)
ignored
high (off)
After wake from PD
pre-PD state
functional
pre-PD state or hi-Z
functional
functional
functional
functional
functional
REFC
OSC_IN
OSC_OUT
functional
After Reset
on
(default)
functional
low or hi-Z
(per NCS)
functional
functional
functional
functional
functional
functional