CYII5SC1300AB-QDC Cypress Semiconductor Corp, CYII5SC1300AB-QDC Datasheet
CYII5SC1300AB-QDC
Specifications of CYII5SC1300AB-QDC
Related parts for CYII5SC1300AB-QDC
CYII5SC1300AB-QDC Summary of contents
Page 1
... Traffic monitoring Ordering Information See “Ordering Code Information” on page 33 for more infromation. Marketing Part Number CYII5SM1300AB-QDC CYII5SM1300AB-QWC CYII5SC1300AB-QDC CYII5FM1300AB-QDC CYII5SM1300-EVAL CYII5SC1300-EVAL CYII5FM1300-EVAL Cypress Semiconductor Corporation Document #: 38-05710 Rev. *G Description The IBIS5-B-1300 is a solid state CMOS image sensor that integrates the functionality of complete analog image acquisition, digitizer, and digital signal processing system on a single chip ...
Page 2
Contents Features ...............................................................................1 Applications ........................................................................1 Description ..........................................................................1 Ordering Information ..........................................................1 Contents ..............................................................................2 Specifications .....................................................................3 General Specifications. .................................................3 Electrical Specifications .................................................4 Architecture and Operation ...............................................5 Floor Plan ......................................................................5 Pixel ...............................................................................6 Image Core Operation ...................................................9 X-Addressing ...............................................................11 Y-addressing ...............................................................11 Output Amplifier ...........................................................12 ...
Page 3
Specifications Key Specifications Table 1. General Specifications Parameter Specifications Active pixels 1280 (H) × 1024 (V) Pixel size 6.7 µm × 6.7µm Master Clock 40 Mhz Shutter type Global and Rolling Shutter Frame rate 27 fps at full frame Windowing ...
Page 4
Electrical Specifications Recommended Operating Conditions Table 5. Recommended Operating Conditions Parameter Description VDDH Voltage on HOLD switches. VDDR_LEFT Highest reset voltage. VDDC Pixel core voltage. VDDA Analog supply voltage of the image core. VDDD Digital supply voltage of the image ...
Page 5
Architecture and Operation This section presents detailed information about the most important sensor blocks Figure 2. Block Diagram of IBIS5-B-1300 Image Sensor Pixel Y-left addressing Column amplifiers Floor Plan Figure 2 shows the architecture of the IBIS5-B-1300 image sensor. It ...
Page 6
Pixel A description of the pixel architecture and the color filter array follows. Architecture The pixel architecture used in the IBIS5-B-1300 is a 4-transistor pixel as shown in Figure 3. Implement the pixel using the high fill factor technique as ...
Page 7
Spectral Response Curve 0.225 0.2 0.175 0.15 0.125 0.1 0.075 0.05 0.025 0 400 500 Figure 6 shows the spectral response characteristic for the IBIS5-B-1300 (CYII5SM1300AB) and the IBIS-5-BE-1300 (CYII5FM1300AB). The curve is measured directly on the pixels. It includes ...
Page 8
Electro-voltaic Response Curve 1,2 1 0,8 0,6 0,4 0 Figure 7 shows the pixel response curve in linear response mode. This curve is the relation between the electrons detected in the pixel and the output signal. The resulting ...
Page 9
Image Core Operation Image Core Operation and Signalling Figure functional representation of the image core without sub-sampling and column/row swapping circuits. Most of the signals involved are not available from the outside because they are generated by ...
Page 10
Global Shutter Supply Considerations The recommended supply voltage settings listed in used when the IBIS5-B-1300 sensor is in global shutter mode only. Table 8. Global Shutter Recommended Supply Settings Parameter Description VDDH Voltage on HOLD switches. VDDR_LEFT Highest reset voltage. ...
Page 11
X-Addressing Because of the high pixel rate, the X-shift register selects two columns at a time for readout runs at half the system clock speed. All even columns are connected to bus A; all odd columns to bus ...
Page 12
Output Amplifier Architecture and Settings The output amplifier stage is user programmable for gain and offset level. Gain is controlled by 4-bit wide word; offset by a 7-bit wide word. Gain settings are on an exponential scale. Offset is controlled ...
Page 13
Analog to Digital Converter The IBIS5-B-1300 has a 10-bit flash analog digital converter running nominally at 40 Msamples/s. The ADC is electrically separated from the image sensor. Tie the input of the ADC (ADC_IN; pin 69) externally to the output ...
Page 14
Non-linear and Linear Conversion Mode—’gamma’ Correction Figure 15 shows the ADC transfer characteristic. The non-linear (exponential) ADC conversion is intended for gamma-correction of the images. It increases contrast in dark areas and reduces contrast in bright areas. The non-linear transfer ...
Page 15
Electronic Shutter Types The IBIS5-B-1300 has two different shutter types: a rolling (curtain) shutter and a snapshot (synchronous) shutter. Rolling (Curtain) Shutter The name is due to the fact that the effect is similar to a curtain shutter of a ...
Page 16
Table 15. Internal Registers Register Bit 0 (0000) 11:0 SEQUENCER register 0 SHUTTER_TYPE 1 FRAME_CAL_MODE 2 LINE_CAL_MODE 3 CONT_CHARGE 4 GRAN_X_SEQ_LSB 5 GRAN_X_SEQ_MSB 6 GRAN_SS_SEQ_LSB 7 GRAN_SS_SEQ_MSB 8 KNEEPOINT_LSB 9 KNEEPOINT_MSB 10 KNEEPOINT_ENABLE 11 VDDR_RIGHT_EXT 1 (0001) 11:0 NROF_PIXELS 2 ...
Page 17
Table 15. Internal Registers (continued) Register Bit 9 (1001) 6:0 DACRAW_REG 10 (1010) 6:0 DACFINE_REG 11 (1011) 2:0 ADC register 0 TRISTATE_OUT 1 GAMMA 2 BIT_INV 12 (1100) Reserved 13 (1101) Reserved 14 (1110) Reserved 15 (1111) Reserved Detailed Description ...
Page 18
In normal (single slope) mode the pixel reset is controlled from the left side of the image core using the voltage applied on pin VDDR_LEFT as pixel reset voltage. In multiple slope operation, apply one or more variable pixel reset ...
Page 19
The actual integration time is given by Tint Integration time [# lines] = NROF_LINES register – INT_TIME register. Tint Integration time [# lines] = NROF_LINES register – INT_TIME register. X_REG Register (10:0) The X_REG register determines the start position of ...
Page 20
Serial 3-Wire Interface The serial 3-wire interface (or serial-to-parallel Interface) uses a serial input to shift the data in the register buffer. When the complete data word is shifted into the register buffer the data word is loaded into the ...
Page 21
Figure 20 shows a recommended schematic for generating the basic signals and to avoid any timing problems Figure 20. .Recommended Schematic for Generating Basic Signals SYS_CLOCK_N Figure 21. Relative Timing of the 5 Sequencer Control Signal Global Shutter: Single Slope ...
Page 22
NROF_PIXELS register (after a complete row read out). T —LAST_LINE goes high when the line counter reaches the 3 value loaded in the NROF_LINES register and stays high for one ...
Page 23
Global Shutter: Multiple Slope Integration Use up to four different pixel reset voltages during multiple slope operation in synchronous shutter mode. This is done by uploading new values KNEEPOINT_MSB/LSB/ENABLE before a new SS_START pulse is applied. Set bit KNEEPOINT_ENABLE high ...
Page 24
Rolling Shutter Operation The integration of the light in the image sensor is done during readout of the other lines. The only difference with synchronous shutter is that the TIME_OUT pin is used to indicate when the Y_SYNC pulse for ...
Page 25
Windowing in Y-direction Reapply the Y_START pulse after loading a new Y-pointer value into the YL_REG and YR_REG registers to load a new Y-pointer into the Y-shift-register. Initialization (Start-Up Behavior) To avoid any high current consumption at start-up, apply the ...
Page 26
Package Information Pin List The IBIS5-B-1300 image sensor is packaged in a leadless ceramic carrier (LCC package). There are 84 pins in total. [8, 9, 10] Table 26. Pin List Pin Pin Name Pin Type 1 P_DATA<8> Input 2 P_WR ...
Page 27
Table 26. Pin List (continued) Pin Pin Name Pin Type Notes 8. You can connect all pins with the same name together. 9. All digital input are active high (unless mentioned otherwise). 10. Tie all digital inputs ...
Page 28
Table 26. Pin List (continued) Pin Pin Name Pin Type 63 ADC_OUT<5> Output 64 ADC_OUT<4> Output 65 ADC_OUT<3> Output 66 ADC_OUT<2> Output 67 ADC_OUT<1> Output 68 ADC_OUT<0> Output 69 ADC_IN Input 70 ADC_CMD Input 71 ADC_VDDD Supply ...
Page 29
Pad position and Packaging Bare Die The IBIS5-B-1300 image sensor has 84 pins, 21 pins on every edge. The die size from pad-edge to pad-edge (without scribe-line) is: 10156.5 µm (x) by 9297.25 µm (y). Scribe lines take about 100 ...
Page 30
Package Drawing with Glass Document #: 38-05710 Rev. *G CYII5SM1300AB Page ...
Page 31
Table 27. Side View Dimensions (refer to on page 30). Dimension Description A Glass (thickness) - mono B Cavity (depth) C Die - Si (thickness) - mono D Bottom layer (thickness) E Die attach-bondline (thickness) F Glass attach-bondline (thickness) G ...
Page 32
Glass Lid The IBIS5-B-1300 image sensor uses a glass lid without any coatings. lid. As seen in Figure 31, the sensor does not use infrared attenuating color filter glass. You must provide a filter in the optical path when using ...
Page 33
Ordering Code Information Cypress Prefix I=Image Sensors IBIS5 S=Standard Process F=Thicker Epi M=Mono, C=Color Appendix A: IBIS5 Demo Kit For evaluating purposes an IBIS5 demo kit is available. The kit consists of a high speed digital board (mother board) along ...
Page 34
... Cypress against all charges. Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement ...