MC74HC4094ADR2G ON Semiconductor, MC74HC4094ADR2G Datasheet
![IC REGISTER SHIFT/STORE 16-SOIC](/photos/26/98/269853/soic-16_sml.jpg)
MC74HC4094ADR2G
Specifications of MC74HC4094ADR2G
Available stocks
Related parts for MC74HC4094ADR2G
MC74HC4094ADR2G Summary of contents
Page 1
MC74HC4094A 8-Bit Shift and Store Register High−Performance Silicon−Gate CMOS The MC74HC4094A is a high speed CMOS 8−bit serial shift and storage register. This device consists of an 8−bit shift register and latch with 3−state output buffers. Data is shifted on ...
Page 2
STR GND QS ...
Page 3
STAGE FF0 latch STR STAGES STAGE FF7 latch ...
Page 4
MAXIMUM RATINGS Symbol Parameter V DC Supply Voltage (Referenced to GND Input Voltage (Referenced to GND Output Voltage (Referenced to GND) out I DC Input Current, per Pin Output Current, per ...
Page 5
FUNCTIONAL TABLE INPUTS CP OE STR L ↑ ↓ L ↑ H ↑ H ↑ H ↓ H Notes HIGH voltage level L = LOW voltage level X = don’t care Z = high impedance OFF−state NC ...
Page 6
DC CHARACTERISTICS Symbol Parameter V Minimum High−Level Input IH Voltage V Maximum Low−Level Input IL Voltage V Minimum High−Level Output OH Voltage V Maximum Low−Level Output OL Voltage I Maximum Input Leakage IN Current I Maximum Tri−State Output OZ Leakage ...
Page 7
AC CHARACTERISTICS ( ns Symbol Parameter Maximum Propagation Delay PHL PLH Maximum Propagation Delay PHL PLH ...
Page 8
AC CHARACTERISTICS ( ns Symbol Symbol Parameter Parameter t Minimum Set−up Time STR t Minimum Hold Time Minimum Hold Time STR f ...
Page 9
MAX CP Input 50 PLH 50% Output t TLH t PLH QS Output 2 50% t TLH Figure 7. Waveforms showing the clock (CP) to output (QPn, QS1, QS2) propagation delays, ...
Page 10
... UNDER TEST *Includes all probe and jig capacitance ORDERING INFORMATION Device MC74HC4094ADG MC74HC4094ADR2G MC74HC4094ADT MC74HC4094ADTR2G †For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. *This package is inherently Pb−Free. ...
Page 11
... G K −T− SEATING PLANE 0.25 (0.010 *For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. PACKAGE DIMENSIONS SOIC−16 CASE 751B−05 ISSUE K −B− 0.25 (0.010 SOLDERING FOOTPRINT ...
Page 12
... −V− C 0.10 (0.004) −T− SEATING D PLANE 16X 0.36 *For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. PACKAGE DIMENSIONS TSSOP−16 DT SUFFIX CASE 948F−01 ISSUE Ç ...
Page 13
... Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PUBLICATION ORDERING INFORMATION LITERATURE FULFILLMENT: Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada Fax: 303− ...