KSZ8841-16MBL Micrel Inc, KSZ8841-16MBL Datasheet - Page 57

Single Ethernet Port + Generic (16-bit) Bus Interface( )

KSZ8841-16MBL

Manufacturer Part Number
KSZ8841-16MBL
Description
Single Ethernet Port + Generic (16-bit) Bus Interface( )
Manufacturer
Micrel Inc
Datasheet

Specifications of KSZ8841-16MBL

Controller Type
Ethernet Controller, MAC
Interface
Bus
Voltage - Supply
3.1 V ~ 3.5 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
100-LFBGA
Operating Supply Voltage (typ)
3.3V
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
100
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Current - Supply
-
Lead Free Status / Rohs Status
Compliant
Other names
576-3075

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
KSZ8841-16MBL
Manufacturer:
Micrel Inc
Quantity:
10 000
Part Number:
KSZ8841-16MBL
Manufacturer:
MICREL/麦瑞
Quantity:
20 000
Part Number:
KSZ8841-16MBLI
Manufacturer:
Micrel Inc
Quantity:
10 000
Bank 3 Wakeup Frame Control Register (0x0A): WFCR
This register holds control information programmed by the CPU to control the wake up frame function.
October 2007
Micrel, Inc.
Bit
10
9
8-1
0
Bit
15-8
7
6-4
3
2
1
0
Default Value
0
0
-
-
0
0
0
0
0
Default Value
0x00
0x0
R/W
RO
RW
RO
RW
RW
RW
RW
R/W
RO
RO
RO
RO
Description
(PMEN pin 14) in D0 power state.
D2 Support
If this bit is set, it indicates that the KSZ8841M support D2 power state. The value of
this bit is loaded from the D2_SUP bit of 0x6 in the serial EEPROM (without an
EEPROM, this bit defaults to 0).
D1 Support
If this bit is set, it indicates that the KSZ8841M support D1 power state. The value of
this bit is loaded from the D1_SUP bit of 0x6 in the serial EEPROM (without an
EEPROM, this bit defaults to 0).
Reserved.
Bus Configuration (only for KSZ8841-16MQL device)
1: bus width is 16 bits.
0: bus width is 8 bits.
(this bit, ASYN_8bit, is only avaiable when EEPROM is enabled)
Description
Reserved.
MPRXE
Magic Packet RX Enable
When set, it enables the magic packet pattern detection.
When reset, the magic packet pattern detection is disabled.
Reserved.
WF3E
Wake up Frame 3 Enable
When set, it enables the Wake up frame 3 pattern detection.
When reset, the Wake up frame 3 pattern detection is disabled.
WF2E
Wake up Frame 2 Enable
When set, it enables the Wake up frame 2 pattern detection.
When reset, the Wake up frame 2 pattern detection is disabled.
WF1E
Wake up Frame 1 Enable
When set, it enables the Wake up frame 1 pattern detection.
When reset, the Wake up frame 1 pattern detection is disabled.
WF0E
Wake up Frame 0 Enable
When set, it enables the Wake up frame 0 pattern detection.
When reset, the Wake up frame 0 pattern detection is disabled.
57
KSZ8841-16/32 MQL/MVL/MBL
M9999-102207-1.6

Related parts for KSZ8841-16MBL