FM25H20-G Ramtron, FM25H20-G Datasheet - Page 6

• Manufacturer Part Number: FM25H20-G
• Description: EIAJ SOIC8
• Manufacturer: Ramtron

RDSR - Read Status Register
The RDSR command allows the bus master to verify
the contents of the Status Register. Reading Status
provides information about the current state of the
write protection features. Following the RDSR op-
code, the FM25H20 will return one byte with the
contents of the Status Register. The Status Register is
described in detail in the section below.
Status Register & Write Protection
The write protection features of the FM25H20 are
multi-tiered. A WREN op-code must be issued prior
to writing the memory (WRITE) or Status Register
(WRSR). Protecting the Status Register can be
accomplished via software using the WPEN bit or
hardware using the /W pin. Status Register write
operations are blocked when the /W pin is low and
WPEN=1. Memory write operations are protected by
Rev. 2.2
Sept. 2010
S
C
D
Q
S
C
D
Q
Q
S
C
D
0
0
0
1
Figure 8. WRSR Bus Configuration
Figure 7. RDSR Bus Configuration
Figure 6. WRDI Bus Configuration
0
2
0
3
Hi-Z
0
4
WRSR – Write Status Register
The WRSR command allows the user to select
certain write protection features by writing a byte to
the Status Register. Prior to issuing a WRSR
command, the /W pin must be high or inactive. Prior
to sending the WRSR command, the user must send
a WREN command to enable writes. Note that
executing a WRSR command is a write operation
and therefore clears the Write Enable Latch. The bus
configuration of RDSR and WRSR are shown
below.
the block protect (BP) bits in the Status Register. The
state of the /W pin has no effect on memory writes.
As described above, writes to the Status Register are
performed using the WRSR command and subject to
the WPEN bit and /W pin. The Status Register is
organized as follows.
Table 2. Status Register
Bit
Name
1
5
WPEN
7
0
6
6
1
7
0
5
0
FM25H20 - 2Mb SPI FRAM
4
0
BP1
3
BP0
2
Page 6 of 15
WEL
1
0
0