EP20K600EFC672-1 Altera, EP20K600EFC672-1 Datasheet - Page 12
![no-image](/images/manufacturer_photos/0/0/40/altera_sml.jpg)
EP20K600EFC672-1
Manufacturer Part Number
EP20K600EFC672-1
Description
APEX 20KE
Manufacturer
Altera
Datasheet
1.EP20K600EFC672-1.pdf
(117 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP20K600EFC672-1
Manufacturer:
ALTERA
Quantity:
5 510
Company:
Part Number:
EP20K600EFC672-1
Manufacturer:
XILINX
Quantity:
5 510
Company:
Part Number:
EP20K600EFC672-1X
Manufacturer:
ALTERA
Quantity:
5
Company:
Part Number:
EP20K600EFC672-1X
Manufacturer:
ALTERA
Quantity:
1 238
APEX 20K Programmable Logic Device Family Data Sheet
Figure 4. LAB Control Signal Generation
Notes to
(1)
(2)
(3)
12
APEX 20KE devices have four dedicated clocks.
The LABCLR1 and LABCLR2 signals also control asynchronous load and asynchronous preset for LEs within the
LAB.
The SYNCCLR signal can be generated by the local interconnect or global signals.
Figure
Local
Interconnect
Local
Interconnect
Local
Interconnect
Local
Interconnect
4:
Dedicated
Clocks
Global
Signals
Each LAB contains dedicated logic for driving control signals to its LEs
and ESBs. The control signals include clock, clock enable, asynchronous
clear, asynchronous preset, asynchronous load, synchronous clear, and
synchronous load signals. A maximum of six control signals can be used
at a time. Although synchronous load and clear signals are generally used
when implementing counters, they can also be used with other functions.
Each LAB can use two clocks and two clock enable signals. Each LAB’s
clock and clock enable signals are linked (e.g., any LE in a particular LAB
using CLK1 will also use CLKENA1). LEs with the same clock but different
clock enable signals either use both clock signals in one LAB or are placed
into separate LABs.
If both the rising and falling edges of a clock are used in a LAB, both LAB-
wide clock signals are used.
The LAB-wide control signals can be generated from the LAB local
interconnect, global signals, and dedicated clock pins. The inherent low
skew of the FastTrack Interconnect enables it to be used for clock
distribution.
2 or 4 (1)
4
Figure 4
SYNCCLR
or LABCLK2 (3)
or LABCLKENA2
shows the LAB control signal generation circuit.
SYNCLOAD
LABCLK1
LABCLKENA1
LABCLR2 (2)
Altera Corporation
LABCLR1 (2)