CYWUSB6935-48LTXC Cypress Semiconductor Corp, CYWUSB6935-48LTXC Datasheet - Page 19
![CYWUSB6935-48LTXC](/photos/14/19/141995/48-vqfn_sml.jpg)
CYWUSB6935-48LTXC
Manufacturer Part Number
CYWUSB6935-48LTXC
Description
CYWUSB6935-48LTXC
Manufacturer
Cypress Semiconductor Corp
Specifications of CYWUSB6935-48LTXC
Frequency
2.4GHz
Data Rate - Maximum
62.5kbps
Modulation Or Protocol
DSSS, GFSK
Applications
AMR, ISM, RKE
Power - Output
0dBm
Sensitivity
-95dBm
Voltage - Supply
2.7 V ~ 3.6 V
Current - Receiving
57.7mA
Current - Transmitting
69.1mA
Data Interface
PCB, Surface Mount
Antenna Connector
PCB, Surface Mount
Operating Temperature
0°C ~ 70°C
Package / Case
48-VQFN Exposed Pad, 48-HVQFN, 48-SQFN, 48-DHVQFN
Operating Temperature (min)
-40C
Operating Temperature (max)
85C
Operating Temperature Classification
Industrial
Product Depth (mm)
7mm
Product Length (mm)
7mm
Operating Supply Voltage (min)
2.7V
Operating Supply Voltage (typ)
3V
Operating Supply Voltage (max)
3.6V
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Memory Size
-
Lead Free Status / Rohs Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
CYWUSB6935-48LTXC
Manufacturer:
ST
Quantity:
1 200
Table 26. Receive Signal Strength Indicator (RSSI)
Table 27. PA Bias
Table 28. Crystal Adjust
Note
Document #: 38-16008 Rev. *E
6. The RSSI will collect a single value each time the part is put into receive mode via Control register (Reg 0x03, bit 7=1). See Section for more details.
Bit
7:6 Reserved
4:0 RSSI
Bit
5:0 Crystal Adjust
7:3 Reserved
2:0 PA Bias
Bit
5
7
6
Reserved
Valid
Reserved
Clock Output
Disable
7
7
7
Name
Name
Addr: 0x22
Addr: 0x23
Addr: 0x24
Reserved
Name
These bits are reserved. This register is read-only.
The Valid bit indicates whether the RSSI value in bits [4:0] are valid. This register is Read Only.
1 = RSSI value is valid
0 = RSSI value is invalid
The Receive Strength Signal Indicator (RSSI) value indicates the strength of the received signal. This is a read only
value with the higher values indicating stronger received signals meaning more reliable transmissions.
These bits are reserved and should be written with zeroes.
The Power Amplifier Bias (PA Bias) bits are used to set the transmit power of the IC through increasing (values up
to 7) or decreasing (values down to 0) the gain of the on-chip Power Amplifier. The higher the register value the
higher the transmit power. By changing the PA Bias value signal strength management functions can be accom-
plished. For general purpose communication a value of 7 is recommended. See
steps based on the PA Bias bit settings.
Clock Output
Disable
6
6
6
This bit is reserved and should be written with zero.
The Clock Output Disable bit disables the 13-MHz clock driven on the X13OUT pin.
1 = No 13-MHz clock driven externally
0 = 13-MHz clock driven externally
If the 13-MHz clock is driven on the X13OUT pin then receive sensitivity will be reduced by –4 dBm on
channels 5+13 n . By default the 13-MHz clock output pin is enabled. This pin is useful for adjusting the
13-MHz clock, but it interfere with every 13th channel beginning with 2.405-GHz channel. Therefore, it is
recommended that the 13-MHz clock output pin be disabled when not in use.
The Crystal Adjust value is used to calibrate the on-chip parallel load capacitance supplied to the crystal.
Each increment of the Crystal Adjust value typically adds 0.135 pF of parallel load capacitance. The total
range is 8.5 pF, starting at 8.65 pF. These numbers do not include PCB parasitics, which can add an
additional 1–2 pF.
Reserved
Valid
5
5
5
[6]
REG_CRYSTAL_ADJ
4
4
4
REG_RSSI
REG_PA
Description
Description
Description
3
3
3
Crystal Adjust
RSSI
2
2
2
Table 1
PA Bias
1
1
for typical output power
1
CYWUSB6935
Default: 0x00
Default: 0x00
Default: 0x00
Page 19 of 34
0
0
0
[+] Feedback