CY7C65620-56LFXAT Cypress Semiconductor Corp, CY7C65620-56LFXAT Datasheet

no-image

CY7C65620-56LFXAT

Manufacturer Part Number
CY7C65620-56LFXAT
Description
CY7C65620-56LFXAT
Manufacturer
Cypress Semiconductor Corp
Datasheet

Specifications of CY7C65620-56LFXAT

Lead Free Status / Rohs Status
Compliant
EZ-USB HX2LP™ Low Power USB 2.0 Hub Controller Family
Features
Block Diagram CY7C65630
Cypress Semiconductor Corporation
Document Number: 38-08037 Rev. *T
USB 2.0 hub controller
Automotive AEC grade option (–40 °C to 85 °C)
Compliant with USB 2.0 specification
USB-IF certified: TID# 30000009
Windows Hardware Quality Lab (WHQL) Compliant
Up to four downstream ports supported
Supports bus powered and self powered modes
Single transaction translator (TT)
Bus power configurations
Fit, form, and function compatible with CY7C65640 and
CY7C65640A (TetraHub™)
Space saving 56-pin QFN
Single power supply requirement
Integrated upstream pull-up resistor
Integrated pull-down resistors for all downstream ports
Internal regulator for reduced cost
24 MHz
Crystal
D+
USB 2.0
USB Downstream Port 1
PHY
D- PWR#[1]
D+
USB Upstream Port
PLL
Port Power
Hub Repeater
USB 2.0 PHY
Control
OVR#[1]
Status
Port
LED
D -
D+
USB 2.0
Low Power USB 2.0 Hub Controller Family
USB Downstream Port 2
198 Champion Court
PHY
D- PWR#[2]
Port Power
Control
OVR#[2]
Interface
Engine
Serial
Status
Port
Routing Logic
LED
D+
USB 2.0
Transaction Translator
USB Downstream Port 3
PHY
D-
Integrated upstream and downstream termination resistors
Integrated port status indicator control
24 MHz external crystal (integrated phase-locked loop (PLL))
In-system EEPROM programming
Configurable with external SPI EEPROM:
Vendor ID, Product ID, Device ID (VID/PID/DID)
Number of active ports
Number of removable ports
Maximum power setting for high-speed and full-speed
Hub controller power setting
Power-on timer
Overcurrent detection mode
Enabled and disabled overcurrent timer
Overcurrent pin polarity
Indicator pin polarity
Compound device
Enable full-speed only
Disable port indicators
Ganged power switching
Self and bus powered compatibility
Fully configurable string descriptors for multiple language
support
TT RAM
PWR#[3]
Port Power
Control
OVR#[3]
San Jose
Status
Port
LED
SPI Communication
USB Control Logic
D+
USB 2.0
USB Downstream Port 4
PHY
High-Speed
D-
,
Block
CA 95134-1709
CY7C65620/CY7C65630
PWR#[4]
Port Power
EZ-USB HX2LP™
Control
OVR#[4]
Status
Port
LED
SPI_SCK
SPI_SD
SPI_CS
Revised May 10, 2011
408-943-2600

Related parts for CY7C65620-56LFXAT

CY7C65620-56LFXAT Summary of contents

Page 1

... Status PHY Control LED D+ D- PWR#[2] LED D+ D- PWR#[3] OVR#[2] OVR#[3] • 198 Champion Court • CY7C65620/CY7C65630 EZ-USB HX2LP™ High-Speed USB Control Logic SPI_SCK SPI Communication SPI_SD Block SPI_CS USB Downstream Port 4 Port USB 2.0 Port Power Port Status PHY ...

Page 2

... Block Diagram CY7C65620 USB 2.0 PHY 24 MHz PLL Crystal USB Upstream Port Hub Repeater USB Downstream Port 1 USB 2.0 PHY D+ D- PWR#[1] Document Number: 38-08037 Rev. *T Serial Interface Engine Transaction Translator (X1) TT RAM Routing Logic USB Downstream Port 2 Port Port Power USB 2 ...

Page 3

... Endpoint Descriptor ................................................... 12 Device Qualifier Descriptor ........................................ 12 Hub Descriptor .......................................................... 13 Configuration Options ................................................... 14 0xD0 Load ................................................................. 14 0xD2 Load ................................................................. 14 0xD4 Load ................................................................. 15 Document Number: 38-08037 Rev. *T CY7C65620/CY7C65630 Supported USB Requests .............................................. 18 Device Class Commands .......................................... 18 Hub Class Commands .............................................. 19 Upstream USB Connection ............................................ 21 Downstream USB Connection ....................................... 21 LED Connection .............................................................. 21 System Block Diagram ................................................... 22 Electrical Characteristics ............................................... 23 Absolute Maximum Ratings ...

Page 4

... CY7C65640. ■ CY7C65620: 2-port/single transaction translator This device option is for a 2-port bus powered application. Both ports share a single transaction translator. The CY7C65620 is available QFN. All device options are supported by Cypress’s world class reference design kits, which include board schematics, bill of materials, Gerber files, Orcad files, and thorough design documentation ...

Page 5

... BUS pull-up resistor indicate its presence to the upstream hub, after which a USB bus reset is expected. During this reset, CY7C65620/CY7C65630 initiates a chirp to indicate that high-speed peripheral USB 2.0 system, the upstream hub responds with a chirp sequence, and CY7C65620/CY7C65630 high speed mode, with the upstream D+ pull up resistor turned off ...

Page 6

... After detecting an overcurrent condition, hub reports overcurrent condition to the host and disables the PWR# output to the external power device. Document Number: 38-08037 Rev. *T CY7C65620/CY7C65630 The polarity of the OVR pins can be configured through the EEPROM; see Configuration Options on page 14 ...

Page 7

... Port Indicator (green, amber, off) indicates the functional status of the CY7C65620/CY7C65630 port. In automatic mode, the CY7C65620/CY7C65630 turns on the green LED whenever the port is enabled and the amber LED when an overcurrent condition is detected. The color of the port indicator is set by the port state machine ...

Page 8

... DD–[4]/NC 1 DD+[4]/NC 2 VCC 3 GND 4 DD–[3]/ DD+[3]/NC VCC 7 GND 8 DD–[2] 9 DD+[2] 10 VCC 11 GND 12 DD–[1] 13 DD+[ Note 2. NC and Rsvd are for CY7C65620 only. Document Number: 38-08037 Rev CY7C65620/CY7C65630 [ AMBER#[3]/ GREEN#[3]/NC 40 GND VCC 39 38 AMBER#[2] ...

Page 9

... SPI chip select. Connect to CS pin of the EEPROM. Output O SPI clock. Connect to EEPROM SCK pin. I/O/Z Z SPI dataline connect to GND with 15 K of the EEPROM. I/O/Z Z Upstream D– Signal. I/O/Z Z Upstream D+ Signal. CY7C65620/CY7C65630 Description  resistor and to the Data I/O pin Page ...

Page 10

... LED. Driver output for green LED. Port indicator support. Default is active LOW. Polarity is controlled through EEPROM. Input 1 Overcurrent condition detection input. Default is active LOW. Polarity is controlled through EEPROM. Reserved. Pull to deasserted state with external resistor (CY7C65620 only) O/Z Z Power switch driver output. Default is active LOW. Polarity is controlled through EEPROM. ...

Page 11

... This section presents the different descriptors that are available. The following tables list the functionality of each descriptor. Device Descriptor The standard device descriptor for CY7C65620/CY7C65630 is based on the information found in the SPI EEPROM. The information in the EEPROM overrides the default descriptor values EEPROM is used, the CY7C65620/CY7C65630 enumerates with the default descriptor values as shown in the following table ...

Page 12

... Field Name bLength 7 bytes bDescriptorType ENDPOINT_DESCRIPTOR bEndpointAddress IN Endpoint #1 bmAttributes Interrupt wMaxPacketSize Maximum packet size bInterval Polling rate Field Name bLength 10 bytes bDescriptorType DEVICE_QUALIFIER bcdUSB bDeviceClass bDeviceSubClass bDeviceProtocol bMaxPacketSize0 bNumConfigurations bReserved CY7C65620/CY7C65630 Description Description Description Page ...

Page 13

... Ganged power switching (all ports’ power at once). 01: Individual port power switching (Default in CY7C65620/CY7C65630). b2: Identifies a compound device 0: Hub is not part of a compound device (Default in CY7C65620/CY7C65630). 1: Hub is part of a compound device. b4, b3: Overcurrent protection mode 00: Global overcurrent protection. The hub reports overcurrent as a summation of all ports’ ...

Page 14

... The '010s and '020s use the same command format that is used to interface with the ‘040 and hence these can also be used to interface with the CY7C65620/CY7C65630. If the attached EEPROM is blank (0xFF) the hub enumerates as a vendor class device. In this configuration, the hub connects to the Cypress driver to allow programming of the EEPROM ...

Page 15

... Request Error, and STALL the transaction accordingly (USB 2.0, 11.24.2.5). For systems that do not accept this, the IllegalHubDescriptor configuration bit can be set to allow CY7C65620/CY7C65630 to accept a DescriptorType of 0x00 for this command. Default is 1. Bit 6: CompoundDevice. Indicates whether the hub is part of a compound device. This is reported in the HubDescriptor, wHub-Characteristics: b2. Default set to ’ ...

Page 16

... STALL the transaction accordingly (USB 2.0, 11.24.2.5). For systems that do not accept this, the IllegalHubDescriptor configuration bit may be set to allow CY7C65620/CY7C65630 to accept a DescriptorType of 0x00 for this command. Default set to 1. Bit 6: CompoundDevice. Indicates whether the hub is part of a compound device. This is reported in the HubDescriptor, wHub-Characteristics: b2. Default is set to ’ ...

Page 17

... EEPROM fail. Default is set to ‘0’. Byte 20: NumLangs Number of supported CY7C65620/CY7C65630 supports a maximum of 31 languages; if this field is set to ’0’ number larger than 31, all string support is disabled. Byte 21: SupportedStrings This field contains a bitmap of strings supported by the hub. ...

Page 18

... SetDeviceTest_J 00000000B SetDeviceTest_K 00000000B SetDeviceTest_SE0_NAK 00000000B SetDeviceTest_Packet 00000000B SetEndpointHalt 00000000B ClearDeviceRemoteWakeu 00000000B p ClearEndpointHalt 00000000B Note 7. Only one configuration is supported in CY7C65620/CY7C65630. Document Number: 38-08037 Rev. *T wValue wIndex 0x00 0x0000 0x0000 0x00 0x0000 0x0000 0x00 0x0000 0x0000 0x06 0x0001 Zero or language ID 0x06 ...

Page 19

... Byte 1: Port 0X0A TT_Flags Byte 0: 0x00 Byte 1: Port 0x0B 0x0000 Byte 0: 0x00 Byte 1: Port Table 7 on page 20. Table 9 on page 20. CY7C65620/CY7C65630 wLength Data 0x0004 Hub status (See Table 11-19 of USB 2.0 Specifications) Change status (See Table 11-20 of USB specifications) 0x0004 Port status (See Table 11-21 of USB 2 ...

Page 20

... Test_SE0_NAK Port 1 Test_Packet Port 2 Test_Force_Enable Port 4 Port 8 Port 9 Port 16 Port 17 Port 18 Port 19 Port 20 Port 21 Port 22 Selector Value Table 8 on page 20. CY7C65620/CY7C65630 wLength Data Length Data Length Data [10] Selector Value Port Indicator Mode 0 Automatic mode 1 Manual mode 2 Manual mode 3 Manual mode Page ...

Page 21

... Document Number: 38-08037 Rev. *T Figure 2. USB Upstream Port Connection 2.2 F D– 10V D+ Figure 3. USB Downstream Port Connection PWRx 0.01 µF DD–[X] 10V DD+[X] Figure 4. USB Downstream Port Connection 680 680 CY7C65620/CY7C65630 BUSPOWER 100 k VCC D– D+ GND SHELL 3.3V Page ...

Page 22

... PWR2 PWR2 OVR2 OVR2 PWR3 PWR3 OVR3 OVR3 PWR4 PWR4 OVR4 OVR4 SPI_CS SPI_CS SPI_SCK SPI_SCK SPI_SD SPI_SD CY7C65620/CY7C65630 DsPWR1 VCC DD–[1] 150 F D– DD+[1] 10V D+ 0.01F GND SHELL 3.3V 680 GREEN#[1] 680 AMBER#[1] DsPWR2 VCC DD– ...

Page 23

... High speed host, full speed devices Full speed host, full speed devices High speed host, high speed devices High speed host, full speed devices Full speed host High speed host CY7C65620/CY7C65630 ......................... 0 °C to +70 °C ..................... –40 °C to +85 °C Min Typ Max Unit 3 ...

Page 24

... Ordering Information Ordering Code CY7C65630-56LFXC CY7C65630-56LFXCT CY7C65630-56LTXC CY7C65630-56LTXCT CY7C65630-56LFXA CY7C65630-56LFXAT CY7C65620-56LFXCT CY7C65620-56LTXC CY7C65620-56LTXCT CY7C65620-56LFXA CY7C65620-56LFXAT CY4606 CY4605 Ordering Code Definitions CY 7C656 - 56L Document Number: 38-08037 Rev. *T Conditions 56-pin QFN 4-Port Punch Type QFN Bulk 56-pin QFN 4-Port Punch Type QFN Tape and Reel ...

Page 25

... Package Diagram The CY7C65620/CY7C65630 is available in a space saving 56-pin QFN (8 × 8 mm). TOP VIEW 8.000±0.100 PIN 1 DOT LASER MARK NOTES: 1. HATCH AREA IS SOLDERABLE EXPOSED METAL. 2. REFERENCE JEDEC#: MO-220 3. PACKAGE WEIGHT: 0.162G 4. ALL DIMENSIONS ARE IN MILLIMETERS Figure 7. 56-pin QFN 8 × LF56A (Subcon Punch Type with 6.1 × 6.1 EPad) Thermal Impedance for the package Typical  ...

Page 26

... POST power on self test RF radio frequency Document Number: 38-08037 Rev. *T CY7C65620/CY7C65630 Units of Measure The following table lists all the abbreviations used to measure the PSoC devices. Numeric Naming Hexadecimal numbers are represented with all letters in uppercase with an appended lowercase 'h' (for example, '14h' or '3Ah') ...

Page 27

... Document History Page Document Title: CY7C65620/CY7C65630 EZ-USB HX2LP™ Low Power USB 2.0 Hub Controller Family Document Number: 38-08037 Orig. of Submission Rev. ECN No. Change ** 131505 JTC 02/12/2004 New data sheet *A 231329 KKU See ECN *B 250869 ARI See ECN *C 330195 KKU See ECN ...

Page 28

... Document History Page (continued) Document Title: CY7C65620/CY7C65630 EZ-USB HX2LP™ Low Power USB 2.0 Hub Controller Family Document Number: 38-08037 Orig. of Submission Rev. ECN No. Change *H 1019740 KKU/ARI See ECN *I 2238608 KKU See ECN *J 2370406 PYRS See ECN *K 2657415 DPT/PYRS 02/10/09 *L 2705817 ...

Page 29

... Document Number: 38-08037 Rev. *T TetraHub and EZ-USB HX2LP are trademarks of Cypress Semiconductor Corporation. All products and company names mentioned in this document may be the trademarks of their respective holders. cypress.com/go/plc cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB Revised May 10, 2011 CY7C65620/CY7C65630 PSoC Solutions psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5 ...

Related keywords