CY7C144-15AXIT Cypress Semiconductor Corp, CY7C144-15AXIT Datasheet - Page 4
![CY7C144-15AXIT](/photos/6/76/67621/428-64-tqfp_sml.jpg)
CY7C144-15AXIT
Manufacturer Part Number
CY7C144-15AXIT
Description
CY7C144-15AXIT
Manufacturer
Cypress Semiconductor Corp
Datasheet
1.CY7C144-55AXC.pdf
(23 pages)
Specifications of CY7C144-15AXIT
Format - Memory
RAM
Memory Type
SRAM - Dual Port, Asynchronous
Memory Size
64K (8K x 8)
Speed
15ns
Interface
Parallel
Voltage - Supply
4.5 V ~ 5.5 V
Operating Temperature
-40°C ~ 85°C
Package / Case
64-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
CY7C144-15AXIT
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Table 1. Selection Guide
Table 2. Pin Definitions
Document #: 38-06034 Rev. *H
Maximum Access Time
Maximum Operating Current
Maximum Standby Current for I
I/O
A
CE
OE
R/W
SEM
INT
BUSY
M/S
V
GND
Left Port
0L12L
CC
0L7L(8L)
L
L
L
L
L
L
I/O
A
CE
OE
R/W
SEM
INT
BUSY
Right Port
0R12R
0R7R(8R)
R
R
R
Description
R
R
R
Data bus input/output
Address lines
Chip enable
Output enable
Read/Write enable
Semaphore enable. When asserted LOW, allows access to eight semaphores. The three least significant
bits of the address lines will determine which semaphore to write or read. The I/O
to a semaphore. Semaphores are requested by writing a 0 into the respective location.
Interrupt Flag. INT
1FFE. INT
Busy flag
Master or Slave select
Power
Ground
SB1
R
is set when left port writes location 1FFF and is cleared when right port reads location 1FFF.
L
is set when right port writes location 1FFE and is cleared when left port reads location
7C144-15
7C145-15
220
15
60
Description
7C144-25
180
25
40
CY7C144 CY7C145
7C144-55
160
55
30
0
pin is used when writing
Page 4 of 23
Unit
mA
mA
ns
[+] Feedback