CY7C1354C-166AXIT Cypress Semiconductor Corp, CY7C1354C-166AXIT Datasheet - Page 11
![CY7C1354C-166AXIT](/photos/6/76/67624/428-100-tqfp_14x20x1_4_sml.jpg)
CY7C1354C-166AXIT
Manufacturer Part Number
CY7C1354C-166AXIT
Description
CY7C1354C-166AXIT
Manufacturer
Cypress Semiconductor Corp
Datasheet
1.CY7C1354C-166AXC.pdf
(32 pages)
Specifications of CY7C1354C-166AXIT
Format - Memory
RAM
Memory Type
SRAM - Synchronous
Memory Size
9M (256K x 36)
Speed
166MHz
Interface
Parallel
Voltage - Supply
3.135 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Package / Case
100-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
CY7C1354C-166AXIT
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Partial Write Cycle Description
The following table lists the Partial Write Cycle Description for CY7C1356C.
Document Number: 38-05538 Rev. *L
Read
Write – no bytes written
Write byte a − (DQ
Write byte b – (DQ
Write both bytes
Notes
10. X = “Don't Care”, H = Logic HIGH, L = Logic LOW, CE stands for all chip enables active. BWx = L signifies at least one bytewrite select is active, BWx = valid signifies
11. Write is defined by WE and BWX. See Write Cycle Description table for details.
12. When a write cycle is detected, all I/Os are tri-stated, even during byte writes.
13. Table only lists a partial listing of the byte write combinations. Any combination of BW
that the desired byte write selects are asserted, see Write Cycle Description table for details.
a
b
and DQP
and DQP
Function (CY7C1356C)
a)
b)
X
is valid. Appropriate write will be done based on which byte write is active.
[10, 11, 12, 13]
WE
H
L
L
L
L
CY7C1354C, CY7C1356C
BW
H
H
x
L
L
b
BW
H
H
x
L
L
Page 11 of 32
a
[+] Feedback