CY62167ELL-45ZXIT Cypress Semiconductor Corp, CY62167ELL-45ZXIT Datasheet
CY62167ELL-45ZXIT
Specifications of CY62167ELL-45ZXIT
Related parts for CY62167ELL-45ZXIT
CY62167ELL-45ZXIT Summary of contents
Page 1
... POWER DOWN CIRCUIT Note 1. For best practice recommendations, refer to the Cypress application note Cypress Semiconductor Corporation Document Number: 001-15607 Rev. *B 16-Mbit (1 M × × 8) Static RAM reduces power consumption by 99% when addresses are not toggling. Place the device into standby mode when deselected ...
Page 2
Contents Pin Configuration ............................................................. 3 Product Portfolio .............................................................. 3 Maximum Ratings............................................................. 4 Operating Range............................................................... 4 Electrical Characteristics................................................. 4 Capacitance ...................................................................... 4 Thermal Resistance.......................................................... 4 AC Test Loads and Waveforms....................................... 5 Data Retention Characteristics ....................................... 5 Data Retention Waveform................................................ 5 Switching ...
Page 3
... Product V Range (V) CC [4] Min Typ CY62167ELL 4.5 5.0 Notes 2. NC pins are not connected on the die. 3. The BYTE pin in the 48-TSOPI package must be tied × 8 SRAM by tying the BYTE signal the 2 M × 8 configuration, pin 45 is A20, while BHE, BLE and I ...
Page 4
... Tested initially and after any design or process changes that may affect these parameters. Document Number: 001-15607 Rev input voltage Output current into outputs (LOW) ............................. 20 mA Static discharge voltage........................................... >2001 V (MIL-STD-883, method 3015) Latch-up current ...................................................... >200 mA Operating Range Device CY62167ELL Industrial –40 °C to +85 °C 4 5.5 V Test Conditions I = –1 2 ...
Page 5
AC Test Loads and Waveforms OUTPUT INCLUDING JIG AND SCOPE Parameters Data Retention Characteristics Over the operating range Parameter Description V V for data retention DR CC [13] ...
Page 6
Switching Characteristics Over the Operating Range [17, 18] Parameter READ CYCLE t Read cycle time RC t Address to data valid AA t Data hold from address change OHA t CE LOW and CE HIGH to data valid ACE 1 ...
Page 7
Switching Waveforms Figure 1. Read Cycle No. 1 (address transition controlled ADDRESS DATA OUT PREVIOUS DATA VALID Figure 2. Read Cycle No. 2 (OE controlled ADDRESS ACE BHE/BLE t LZBE OE t LZOE HIGH IMPEDANCE ...
Page 8
Switching Waveforms (continued) Figure 3. Write Cycle No. 1 (WE controlled ADDRESS BHE/BLE OE 28 NOTE DATA I/O t HZOE Notes 25. The internal write time of the memory is defined by the ...
Page 9
Switching Waveforms (continued) Figure 4. Write Cycle No. 2 (CE ADDRESS BHE/BLE OE 32 DATA I/O NOTE t HZOE Figure 5. Write Cycle No. 3 (WE controlled, OE LOW ADDRESS BHE/BLE ...
Page 10
Switching Waveforms (continued) Figure 6. Write Cycle No. 4 (BHE/BLE controlled, OE LOW ADDRESS BHE/BLE NOTE DATA I/O Notes 33 goes HIGH and CE goes LOW simultaneously with WE = ...
Page 11
Truth Table BHE 1 2 [35 [35 [35] [35 ...
Page 12
... Ordering Information Table 1 lists the CY62167ELL key package features and ordering codes. The table contains only the parts that are currently available. If you do not see what you are looking for, contact your local sales representative. For more information, visit the Cypress website at www ...
Page 13
Package Diagram Figure 7. 48-Pin TSOP I (12 mm × 18.4 mm × 1.0 mm), 51-85183 Document Number: 001-15607 Rev. *B ® CY62167E MoBL 51-85183 *B Page [+] Feedback ...
Page 14
Acronyms Acronym Description BHE byte high enable BLE byte low enable CMOS complementary metal oxide semiconductor CE chip enable I/O input/output OE output enable SRAM static random access memory TSOP thin small outline package VFBGA very fine ball grid array ...
Page 15
... Cypress against all charges. Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement ...