CAT5241YI-50-T2 ON Semiconductor, CAT5241YI-50-T2 Datasheet - Page 3
![no-image](/images/manufacturer_photos/0/4/495/on_semiconductor_sml.jpg)
CAT5241YI-50-T2
Manufacturer Part Number
CAT5241YI-50-T2
Description
DPP NV, QUAD 64 TAPS, I2C
Manufacturer
ON Semiconductor
Datasheet
1.CAT5241YI-50-T2.pdf
(16 pages)
Specifications of CAT5241YI-50-T2
Lead Free Status / Rohs Status
Compliant
Pin Descriptions
SCL: Serial Clock
data transfers into or out of the device.
Table 1. PIN DESCRIPTION
Pin (SOIC)
The CAT5241 serial clock input pin is used to clock all
10
12
13
14
15
16
17
18
19
20
11
1
2
3
4
5
6
7
8
9
Name
GND
SDA
R
R
R
SCL
R
R
R
R
R
V
R
R
R
R
A0
A2
A3
A1
W0
W1
W2
W3
CC
H0
H1
H2
H3
L0
L1
L2
L3
SDA
SCL
A0
A1
A2
A3
Wiper Terminal for Potentiometer 0
Low Reference Terminal for
Potentiometer 0
High Reference Terminal for
Potentiometer 0
Device Address, LSB
Device Address
Wiper Terminal for Potentiometer 1
Low Reference Terminal for
Potentiometer 1
High Reference Terminal for
Potentiometer 1
Serial Data Input/Output
Ground
High Reference Terminal for
Potentiometer 2
Low Reference Terminal for
Potentiometer 2
Wiper Terminal for Potentiometer 2
Bus Serial Clock
Device Address
Device Address
High Reference Terminal for
Potentiometer 3
Low Reference Terminal for
Potentiometer 3
Wiper Terminal for Potentiometer 3
Supply Voltage
INTERFACE
CONTROL
I
2
LOGIC
C BUS
Function
Figure 1. Functional Diagram
NONVOLATILE
REGISTERS
REGISTERS
CONTROL
http://onsemi.com
WIPER
DATA
3
SDA: Serial Data
transfer data into and out of the device. The SDA pin is an
open drain output and can be wire−OR’d with the other open
drain or open collector outputs.
A0, A1, A2, A3: Device Address Inputs
multiple devices. A total of sixteen devices can be addressed
on a single bus. A match in the slave address must be made
with the address input in order to initiate communication
with the CAT5241.
R
terminal connections on a mechanical potentiometer.
R
a mechanical potentiometer.
Device Operation
serial interface logic, four 6−bit wiper control registers and
sixteen 6−bit, non−volatile memory data registers. Each
resistor array contains 63 separate resistive elements
connected in series. The physical ends of each array are
equivalent to the fixed terminals of a mechanical
potentiometer (R
may be interchanged. The tap positions between and at the
ends of the series resistors are connected to the output wiper
terminals (R
point for each potentiometer is connected to its wiper
terminal at a time and is determined by the value of the wiper
control register. Data can be read or written to the wiper
control registers or the non−volatile memory data registers
via the I
transferred between the wiper control registers and each
respective potentiometer’s non−volatile data registers. Also,
the device can be instructed to operate in an
“increment/decrement” mode.
H
W
The CAT5241 bidirectional serial data pin is used to
These inputs set the device address when addressing
The four sets of R
The four R
The CAT5241 is four resistor arrays integrated with I
, R
: Wiper
R
R
H0
L0
L
: Resistor End Points
2
R
R
C bus. Additional instructions allow data to be
H1
L1
W
W
) by a CMOS transistor switch. Only one tap
pins are equivalent to the wiper terminal of
R
R
H
H2
L2
and R
H
R
R
H3
L3
and R
L
). R
H
L
and R
pins are equivalent to the
R
R
R
R
W0
W1
W2
W3
L
are symmetrical and
2
C