AM27C040-120PC AMD (ADVANCED MICRO DEVICES), AM27C040-120PC Datasheet
![no-image](/images/manufacturer_photos/0/0/44/amd__advanced_micro_devices__sml.jpg)
AM27C040-120PC
Manufacturer Part Number
AM27C040-120PC
Description
IC 4M BIT CMOS EPROM
Manufacturer
AMD (ADVANCED MICRO DEVICES)
Datasheet
1.AM27C040-120PC.pdf
(13 pages)
Am27C040
4 Megabit (512 K x 8-Bit) CMOS EPROM
DISTINCTIVE CHARACTERISTICS
GENERAL DESCRIPTION
The Am27C040 is a 4 Mbit ultraviolet erasable pro-
grammable read-only memory. It is organized as 512K
bytes, operates from a single +5 V supply, has a static
standby mode, and features fast single address loca-
tion programming. The device is available in windowed
ceramic DIP packages and plastic one-time program-
mable (OTP) packages.
Data can be typically accessed in less than 90 ns, al-
lowing high-performance microprocessors to operate
without any WAIT states. The device offers separate
Output Enable (OE#) and Chip Enable (CE#) controls,
BLOCK DIAGRAM
Fast access time
— Available in speed options as fast as 90 ns
Low power consumption
— <10 µA typical CMOS standby current
JEDEC-approved pinout
— Plug-in upgrade for 1 Mbit and 2 Mbit EPROMs
— Easy upgrade from 28-pin JEDEC EPROMs
FINAL
A0–A18
Address
Inputs
CE#/PGM#
OE#
Output Enable
Chip Enable
V
V
V
Prog Logic
Decoder
Decoder
CC
SS
PP
and
Y
X
thus eliminating bus contention in a multiple bus micro-
processor system.
AMD’s CMOS process technology provides high
speed, low power, and high noise immunity. Typical
power consumption is only 100 mW in active mode,
and 50 µW in standby mode.
All signals are TTL levels, including programming sig-
nals. Bit locations may be programmed singly, in
blocks, or at random. The device supports AMD’s
Flashrite programming algorithm (100 µs pulses) re-
sulting in typical programming time of 1 minute.
Single +5 V power supply
100% Flashrite™ programming
— Typical programming time of 1 minute
Latch-up protected to 100 mA from –1 V to
V
High noise immunity
Compact 32-pin DIP, PDIP, PLCC packages
10% power supply tolerance standard
CC
+ 1 V
4,194,304-Bit
Data Outputs
Cell Matrix
DQ0–DQ7
Buffers
Output
Gating
Y
Publication# 14971
Issue Date: May 1998
Rev: G Amendment/0
14971G-1