ADF4113BRU Analog Devices Inc, ADF4113BRU Datasheet - Page 15
![no-image](/images/manufacturer_photos/0/0/57/analog_devices_inc_sml.jpg)
ADF4113BRU
Manufacturer Part Number
ADF4113BRU
Description
Phase Lock Loop (PLL) IC Package/Case:TSSOP
Manufacturer
Analog Devices Inc
Type
Clock/Frequency Synthesizer (RF)r
Datasheet
1.ADF4113BRUZ.pdf
(28 pages)
Specifications of ADF4113BRU
Mounting Type
Surface Mount
Operating Temp. Min
-40 C
Number Of Pins
16
Rohs Status
RoHS non-compliant
Pll
Yes
Input
Clock
Output
Clock
Number Of Circuits
1
Ratio - Input:output
2:1
Differential - Input:output
Yes/No
Frequency - Max
4GHz
Divider/multiplier
Yes/No
Voltage - Supply
2.7 V ~ 5.5 V
Operating Temperature
-40°C ~ 85°C
Package / Case
16-TSSOP
Frequency-max
4GHz
For Use With
EVAL-ADF4113HVEB1Z - BOARD EVALUATION FOR ADF4113HVEVAL-ADF4113EBZ2 - BOARD EVAL FOR ADF4113 1750MHZEVAL-ADF4113EBZ1 - BOARD EVAL FOR ADF4113EVAL-ADF411XEBZ1 - BOARD EVAL FOR ADF411X NO CHIP
Lead Free Status / RoHS Status
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADF4113BRU
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
ADF4113BRU-REEL
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
ADF4113BRU-REEL7
Manufacturer:
ADI
Quantity:
9
Company:
Part Number:
ADF4113BRUZ
Manufacturer:
ADI
Quantity:
18
Part Number:
ADF4113BRUZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
ADF4113BRUZ-REEL
Manufacturer:
KOA
Quantity:
2 000
Part Number:
ADF4113BRUZ-REEL
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
ADF4113BRUZ-REEL7
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
ADF4113BRUZREEL7
Manufacturer:
AD
Quantity:
7 480
Table 7. Reference Counter Latch Map
DB23 DB22
X
X = DON'T
DLY
0
0
1
1
CARE
DLY
DLY
SYNC
0
1
0
1
SYNC
SYNC
DB21 DB20
LDP
0
1
NORMAL OPERATION
OUTPUT OF PRESCALER IS RESYNCHRONIZED
WITH NONDELAYED VERSION OF RF INPUT
NORMAL OPERATION
OUTPUT OF PRESCALER IS RESYNCHRONIZED
WITH DELAYED VERSION OF RF INPUT
OPERATION
LDP
OPERATION
THREE CONSECUTIVE CYCLES OF PHASE DELAY LESS THAN
15ns MUST OCCUR BEFORE LOCK DETECT IS SET.
FIVE CONSECUTIVE CYCLES OF PHASE DELAY LESS THAN
15ns MUST OCCUR BEFORE LOCK DETECT IS SET.
DB19 DB18
MODE BITS
T2
TEST
TEST MODE BITS SHOULD
BE SET TO 00 FOR NORMAL
OPERATION
T1
ABP2
0
0
1
1
ABP2 ABP1
DB17 DB16
BACKLASH
WIDTH
ANTI-
ABP1
0
1
0
1
ANTIBACKLASH PULSE WIDTH
DB15 DB14
R14
3.0ns
1.5ns
6.0ns
3.0ns
R13
DB13
R12
Rev. C | Page 15 of 28
DB12
R11
R14
0
0
0
0
•
•
•
1
1
1
1
DB11 DB10
R10
14-BIT REFERENCE COUNTER
R9
R13
0
0
0
0
•
•
•
1
1
1
1
ADF4110/ADF4111/ADF4112/ADF4113
DB9
R8
R12
0
0
0
0
•
•
•
1
1
1
1
DB8
R7
••••••••••
••••••••• •
••••••••• •
••••••••• •
••••••••• •
••••••••• •
••••••••• •
••••••••• •
••••••••• •
••••••••• •
••••••••• •
••••••••• •
DB7
R6
DB6
R5
R3
0
0
0
1
•
•
•
1
1
1
1
DB5
R4
R2
0
1
1
0
•
•
•
0
0
1
1
DB4
R3
R1
DB3
1
0
1
0
•
•
•
0
1
0
1
R2
DB2
R1
DIVIDE RATIO
C2 (0) C1 (0)
DB1
16380
16381
16382
16383
CONTROL
1
2
3
4
•
•
•
BITS
DB0