AD9520-2/PCBZ Analog Devices Inc, AD9520-2/PCBZ Datasheet - Page 30
AD9520-2/PCBZ
Manufacturer Part Number
AD9520-2/PCBZ
Description
12/24 Channel Clock Gen 2,0GH
Manufacturer
Analog Devices Inc
Datasheet
1.AD9520-2BCPZ.pdf
(84 pages)
Specifications of AD9520-2/PCBZ
Design Resources
Synchronizing Multiple AD9910 1 GSPS Direct Digital Synthesizers (CN0121) Phase Coherent FSK Modulator (CN0186)
Main Purpose
Timing, Clock Generator
Utilized Ic / Part
AD9520-2
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Secondary Attributes
-
Embedded
-
Primary Attributes
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
- Current page: 30 of 84
- Download datasheet (2Mb)
AD9520-2
Mode 1: Clock Distribution or External VCO < 1600 MHz
When the external clock source to be distributed or the external
VCO/VCXO is <1600 MHz, a configuration that bypasses the
VCO divider can be used. This is the only difference from Mode 2.
Bypassing the VCO divider limits the frequency of the clock
source to <1600 MHz (due to the maximum input frequency
allowed at the channel dividers).
Configuration and Register Settings
For clock distribution applications where the external clock is
<1600 MHz, the register settings shown in Table 23 should be used.
Table 23. Settings for Clock Distribution < 1600 MHz
Register
0x010[1:0] = 01b
0x1E1[0] = 1b
0x1E1[1] = 0b
When using the internal PLL with an external VCO < 1600 MHz,
the PLL must be turned on.
Description
PLL asynchronous power-down (PLL off )
Bypass the VCO divider as the source for
the distribution section
CLK selected as the source
Rev. 0 | Page 30 of 84
Table 24. Settings for Using Internal PLL with External VCO
< 1600 MHz
Register
0x1E1[0] = 1b
0x010[1:0] = 00b
An external VCO/VCXO requires an external loop filter that
must be connected between CP and the tuning pin of the VCO/
VCXO. This loop filter determines the loop bandwidth and stability
of the PLL. Make sure to select the proper PFD polarity for the
VCO/VCXO being used.
Table 25. Setting the PFD Polarity
Register
0x010[7] = 0b
0x010[7] = 1b
Description
PFD polarity positive (higher control voltage
produces higher frequency)
PFD polarity negative (higher control voltage
produces lower frequency)
Description
Bypass the VCO divider as the source for
the distribution section
PLL normal operation (PLL on) along
with other appropriate PLL settings in
0x010 to 0x01E
Related parts for AD9520-2/PCBZ
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
12/24 Channel Clock Gen 2,0GH
Manufacturer:
Analog Devices Inc
Datasheet:
Part Number:
Description:
12/24 Channel Clock Gen 2,0GH
Manufacturer:
Analog Devices Inc
Datasheet:
Part Number:
Description:
12/24 Channel Clock Gen 2,5 GHz VCO
Manufacturer:
Analog Devices Inc
Datasheet:
Part Number:
Description:
12/24 Channel Clock Gen 2,25GH
Manufacturer:
Analog Devices Inc
Datasheet:
Part Number:
Description:
12/24 Channel Clock Gen 2,0GH
Manufacturer:
Analog Devices Inc
Datasheet:
Part Number:
Description:
12/24 Channel Clock Gen 2,0GH
Manufacturer:
Analog Devices Inc
Datasheet:
Part Number:
Description:
Clock IC With 2.8GHz On-chip VCO
Manufacturer:
Analog Devices Inc
Datasheet:
Part Number:
Description:
Lock IC With 2.8GHz On-chip VCO
Manufacturer:
Analog Devices Inc
Datasheet:
Part Number:
Description:
12/24 Channel Clock Distribution W/ On-C
Manufacturer:
Analog Devices Inc
Datasheet:
Part Number:
Description:
12/24 Channel Clock Distribution W/ On-C
Manufacturer:
Analog Devices Inc
Datasheet:
Part Number:
Description:
12/24 Channel Clock Distribution W/ On-C
Manufacturer:
Analog Devices Inc
Datasheet:
Part Number:
Description:
Clock IC With 1.6GHz On-chip VCO
Manufacturer:
Analog Devices Inc
Datasheet:
Part Number:
Description:
Clock IC With 1.6GHz On-chip VCO
Manufacturer:
Analog Devices Inc
Datasheet:
Part Number:
Description:
12/24-Output Clock Generator
Manufacturer:
Analog Devices Inc
Datasheet:
Part Number:
Description:
12/24-Output Clock Generator
Manufacturer:
Analog Devices Inc
Datasheet: